AD9239 datasheet(23/41 Pages) AD

23 / 41 page

AD9239

Data Sheet

Clock Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the

clock input. The degradation in SNR at a given input frequency (fA)

due only to aperture jitter (tJ) can be calculated by

SNR Degradation = 20 × log 10(1/2 × π × fA × tJ)

In this equation, the rms aperture jitter represents the root mean

square of all jitter sources, including the clock input, analog input

signal, and ADC aperture jitter. IF undersampling applications

are particularly sensitive to jitter (see Figure 57).

The clock input should be treated as an analog signal in cases

where aperture jitter may affect the dynamic range of the AD9239.

Power supplies for clock drivers should be separated from the

ADC output driver supplies to avoid modulating the clock signal

with digital noise. Low jitter, crystal-controlled oscillators are

the best clock sources. If the clock is generated from another

type of source (by gating, dividing, or another method), it

should be retimed by the original clock during the last step.

Refer to the AN-501 Application Note, the AN-756 Application

Note, and the Analog Dialogue article “Analog-to-Digital Converter

Clock Optimization: A Test Engineering Perspective” (Volume 42,

Number 2, February 2008) for more in-depth information about

jitter performance as it relates to ADCs (visit www.analog.com).

100

1000

16 BITS

14 BITS

12 BITS

100

110

120

130

0.125 ps

0.25 ps

0.5 ps

1.0 ps

2.0 ps

ANALOG INPUT FREQUENCY (MHz)

10 BITS

RMS CLOCK JITTER REQUIREMENT

Figure 57. Ideal SNR vs. Input Frequency and Jitter

Power Dissipation

As shown in Figure 58 to Figure 60, the power dissipated by the

AD9239 is proportional to its clock rate. The digital power

dissipation does not vary significantly because it is determined

primarily by the DRVDD supply and bias current of the digital

output drivers.

2.0

1.8

1.6

1.4

1.2

1.0

0.8

0.6

0.4

0.2

0.8

0.7

0.6

0.5

0.4

0.3

0.2

0.1

110

130

150

170

ENCODE (MSPS)

IAVDD

POWER

IDRVDD

Figure 58. Supply Current vs. Encode for fIN = 84.3 MHz, fSAMPLE = 170 MSPS

2.0

1.8

1.6

1.4

1.2

1.0

0.8

0.6

0.4

0.2

0.8

0.7

0.6

0.5

0.4

0.3

0.2

0.1

110

130

150

170

190

210

ENCODE (MSPS)

IAVDD

POWER

IDRVDD

Figure 59. Supply Current vs. Encode for fIN = 84.3 MHz, fSAMPLE = 210 MSPS

2.0

1.8

1.6

1.4

1.2

1.0

0.8

0.6

0.4

0.2

0.8

0.7

0.6

0.5

0.4

0.3

0.2

0.1

110

130

150

170

190

210

230

250

ENCODE (MSPS)

IAVDD

POWER

IDRVDD

Figure 60. Supply Current vs. Encode for fIN = 84.3 MHz, fSAMPLE = 250 MSPS

Rev. E | Page 22 of 40

AD9239 Datasheet(PDF) 23 Page - Analog Devices

AD9239 Datasheet(HTML) 23 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL