Electronic Components Datasheet Search
  English  ▼

X  

AD7690 Datasheet(PDF) 6 Page - Analog Devices

Part # AD7690
Description  400 kSPS PulSAR Differential ADC in MSOP/LFCSP
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7690 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD7690 Datasheet HTML 2Page - Analog Devices AD7690 Datasheet HTML 3Page - Analog Devices AD7690 Datasheet HTML 4Page - Analog Devices AD7690 Datasheet HTML 5Page - Analog Devices AD7690 Datasheet HTML 6Page - Analog Devices AD7690 Datasheet HTML 7Page - Analog Devices AD7690 Datasheet HTML 8Page - Analog Devices AD7690 Datasheet HTML 9Page - Analog Devices AD7690 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
Data Sheet
AD7690
TIMING SPECIFICATIONS
VDD = 4.75 V to 5.25 V, VIO = 2.3 V to VDD, VREF = VDD, all specifications TMIN to TMAX, unless otherwise noted.
Table 4.1
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time: CNV Rising Edge to Data Available
tCONV
0.5
2.1
µs
Acquisition Time
tACQ
400
ns
Time Between Conversions
tCYC
2.5
µs
CNV Pulse Width (CS Mode)
tCNVH
10
ns
SCK Period (CS Mode)
tSCK
15
ns
SCK Period (Chain Mode)
tSCK
VIO Above 4.5 V
17
ns
VIO Above 3 V
18
ns
VIO Above 2.7 V
19
ns
VIO Above 2.3 V
20
ns
SCK Low Time
tSCKL
7
ns
SCK High Time
tSCKH
7
ns
SCK Falling Edge to Data Remains Valid
tHSDO
4
ns
SCK Falling Edge to Data Valid Delay
tDSDO
VIO Above 4.5 V
14
ns
VIO Above 3 V
15
ns
VIO Above 2.7 V
16
ns
VIO Above 2.3 V
17
ns
CNV or SDI Low to SDO D17 MSB Valid (CS Mode)
tEN
VIO Above 4.5 V
15
ns
VIO Above 2.7 V
18
ns
VIO Above 2.3 V
22
ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
tDIS
25
ns
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
tSSDICNV
15
ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
tHSDICNV
0
ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
tSSCKCNV
5
ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
tHSCKCNV
10
ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
tSSDISCK
3
ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
tHSDISCK
4
ns
SDI High to SDO High (Chain Mode with BUSY Indicator)
tDSDOSDI
VIO Above 4.5 V
15
ns
VIO Above 2.3 V
26
ns
1
See Figure 3 and Figure 4 for load conditions.
Figure 3. Load Circuit for Digital Interface Timing
Figure 4. Voltage Levels for Timing
500
µA
IOL
500
µA
IOH
1.4V
TO SDO
CL
50pF
30% VIO
70% VIO
2V OR VIO – 0.5V1
0.8V OR 0.5V2
0.8V OR 0.5V2
2V OR VIO – 0.5V1
tDELAY
tDELAY
NOTES:
1. 2V IF VIO ABOVE 2.5V, VIO – 0.5V IF VIO BELOW 2.5V.
2. 0.8V IF VIO ABOVE 2.5V, 0.5V IF VIO BELOW 2.5V.
Rev. C | Page 5 of 24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com