Electronic Components Datasheet Search
  English  ▼

X  

CS5460A Datasheet(PDF) 9 Page - Cirrus Logic

Part # CS5460A
Description  Single Phase Bi-Directional Power/Energy IC
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5460A Datasheet(HTML) 9 Page - Cirrus Logic

Back Button CS5460A Datasheet HTML 5Page - Cirrus Logic CS5460A Datasheet HTML 6Page - Cirrus Logic CS5460A Datasheet HTML 7Page - Cirrus Logic CS5460A Datasheet HTML 8Page - Cirrus Logic CS5460A Datasheet HTML 9Page - Cirrus Logic CS5460A Datasheet HTML 10Page - Cirrus Logic CS5460A Datasheet HTML 11Page - Cirrus Logic CS5460A Datasheet HTML 12Page - Cirrus Logic CS5460A Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 54 page
background image
CS5460A
9
SWITCHING CHARACTERISTICS
(TA = -40 °C to +85 °C; VA+ = 5.0 V ±10%; VD+ = 3.0 V ±10% or 5.0 V ±10%; VA- = 0.0 V; Logic Levels:
Logic 0 = 0.0 V, Logic 1 = VD+; CL = 50 pF))
Notes: 24. Device parameters are specified with a 4.096 MHz clock, yet, clocks between 3 MHz to 20 MHz can be
used. However, for input frequencies over 5 MHz, an external oscillator must be used.
25. If external MCLK is used, then duty cycle must be between 45% and 55% to maintain this specification.
26. Specified using 10% and 90% points on wave-form of interest. Output loaded with 50 pF.
27. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an
external clock source.
Parameter
Symbol
Min
Typ
Max
Unit
Master Clock FrequencyCrystal/Internal Gate Oscillator (Note 24)
MCLK
2.5
4.096
20
MHz
Master Clock Duty Cycle
40
-
60
%
CPUCLK Duty Cycle
(Note 25)
40
60
%
Rise Times
Any Digital Input Except SCLK (Note 26)
SCLK
Any Digital Output
trise
-
-
-
-
-
50
1.0
100
-
µs
µs
ns
Fall Times
Any Digital Input Except SCLK (Note 26)
SCLK
Any Digital Output
tfall
-
-
-
-
-
50
1.0
100
-
µs
µs
ns
Start-up
Oscillator Start-Up Time
XTAL = 4.096 MHz (Note 27)
tost
-60
-
ms
Serial Port Timing
Serial Clock Frequency
SCLK
-
-
2
MHz
Serial Clock
Pulse Width High
Pulse Width Low
t1
t2
200
200
-
-
-
-
ns
ns
SDI Timing
CS Falling to SCLK Rising
t3
50
-
-
ns
Data Set-up Time Prior to SCLK Rising
t4
50
-
-
ns
Data Hold Time After SCLK Rising
t5
100
-
-
ns
SCLK Falling Prior to CS Disable
t6
100
-
-
ns
SDO Timing
CS Falling to SDI Driving
t7
-20
50
ns
SCLK Falling to New Data Bit
t8
-20
50
ns
CS Rising to SDO Hi-Z
t9
-20
50
ns
Auto-Boot Timing
Serial Clock
Pulse Width High
Pulse Width Low
t10
t11
8
8
MCLK
MCLK
MODE setup time to RESET Rising
t12
50
ns
RESET rising to CS falling
t13
48
MCLK
CS falling to SCLK rising
t14
100
8
MCLK
SCLK falling to CS rising
t15
16
MCLK
CS rising to driving MODE low (to end auto-boot sequence).
t16
50
ns
SDO guaranteed setup time to SCLK rising
t17
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com