TAS5825M datasheet(16/71 Pages) TI1

16 / 71 page

TAS5825M

SLASEH7 – JANUARY 2018

www.ti.com

Product Folder Links: TAS5825M

Submit Documentation Feedback

8.4 Device Functional Modes

8.4.1 Software Control

The TAS5825M device is configured via an I2 C communication port.

The I2C Communication Protocol is detailed in the I2C Communication Port section. The I2C timing requirements

are described in the I2C Bus Timing – Standard and I2C Bus Timing – Fast sections.

There are two methods to program TAS5825M DSP memory. Loading with I2C Communication Port by host

processor or fast loading from external EEPROM with SPI communication Port. TAS525M supports to load the

DSP memory data from external EEPROM via SPI. The GPIOs can be configured as SI,SO and SCK for

EEPROM via Register (0x60,0x61,0x62,0x63,0x64). The chip selection CS of EEPROM is controlled by the Host

Processor. For more information about EEPROM Fast boot loader, see Application note: Program TAS5825M

DSP memory from external EEPROM.

8.4.2 Speaker Amplifier Operating Modes

The TAS5825M device can be used with two different amplifier configurations, can be configured by Register

0x02h -D[2]:

•

BTL Mode

•

PBTL Mode

8.4.2.1 BTL Mode

The familiar BTL mode of operation uses the TAS5825M device to amplify two independent signals, which

represent the left and right portions of a stereo signal. The amplified left signal is presented on differential output

pair shown as OUT_A+ and OUT_A-, the amplified right signal is presented on differential output pair shown as

OUT_B+ and OUT_B-.

8.4.2.2 PBTL Mode

The PBTL mode of operation is used to describe operation in which the two outputs of the device are placed in

parallel with one another to increase the power sourcing capabilities of the device. On the output side of the

TAS5825M device, the summation of the devices can be done before the filter in a configuration called Pre-Filter

Parallel Bridge Tied Load (PBTL). However, the two outputs can be required to merge together after the inductor

portion of the output filter. Doing so does require two additional inductors, but allows smaller, less expensive

inductors to be used because the current is divided between the two inductors. The process is called Post-Filter

PBTL. On the input side of the TAS5825M device, the input signal to the PBTL amplifier is left frame of I2S or

TDM data.

8.4.3 Device State Control

Except Shutdown Mode, TAS5825M has other 4 states for different power dissipation

•

mode can be used to extend the battery life time in some portable speaker application case, once the host

processor stopped playing audio for a long time, TAS5825M can be set to Deep Sleep Mode to minimize

power dissipation until host processor start playing audio again. Device returns back to Play Mode by setting

DSP keeps active.

•

5V Analog LDO keep works. Compare with Shutdown Mode (Pull PDN Low), enter or exit Sleep Mode, DSP

keeps active.

•

other block work normally.

•

TAS5825M Datasheet(PDF) 16 Page - Texas Instruments

TAS5825M Datasheet(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL