 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS5825M Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5825M Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 71 page  6 TAS5825M SLASEH7 – JANUARY 2018 www.ti.com Product Folder Links: TAS5825M Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated 7.5 Electrical Characteristics Free-air room temperature 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DIGITAL I/O |IIH| Input logic high current level for DVDD referenced digital input pins VIN(DigIn) = VDVDD 10 µA |IIL| Input logic low current level for DVDD referenced digital input pins VIN(DigIn) = 0 V –10 µA VIH(Digin) Input logic high threshold for DVDD referenced digital inputs 70% VDVDD VIL(Digin) Input logic low threshold for DVDD referenced digital inputs 30% VDVDD VOH(Digin) Output logic high voltage level IOH = 4 mA 80% VDVDD VOL(Digin) Output logic low voltage level IOH = –4 mA 20% VDVDD I2C CONTROL PORT CL(I2C) Allowable load capacitance for each I2C Line 400 pF fSCL(fast) Support SCL frequency No wait states, fast mode 400 kHz fSCL(slow) Support SCL frequency No wait states, slow mode 100 kHz SERIAL AUDIO PORT tDLY Required LRCK/FS to SCLK rising edge delay 5 ns DSCLK Allowable SCLK duty cycle 40% 60% fS Supported input sample rates 32 192 kHz fSCLK Supported SCLK frequencies 32 64 fS fSCLK SCLK frequency 24.576 MHz SPEAKER AMPLIFIER (ALL OUTPUT CONFIGURATIONS) toff Turn-off Time Excluding volume ramp 10 ms ICC Quiescent supply current PDN=2V, PVDD=13.5V, No Load, LC filter = 10uH + 0.68uF, Fsw = 384kHz, Output Hiz Mode 8.57 mA ICC Quiescent supply current PDN=2V, PVDD=13.5V, No Load, LC filter = 10uH + 0.68uF, Fsw = 384kHz, Sleep Mode 4.76 mA ICC Quiescent supply current PDN=2V, PVDD=13.5V, No Load, LC filter = 10uH + 0.68uF,Fsw = 384khz, Deep Sleep Mode 9.2 uA ICC Quiescent supply current PDN=0.8V, PVDD=13.5V, No Load, LC filter = 10uH + 0.68uF,Fsw = 384khz, Shutdown Mode 1.9 uA AV(SPK_AMP) Programmable Gain Value represents the "peak voltage" disregarding clipping due to lower PVDD). Measured at 0 dB input (1FS) 4.87 29.5 V ΔAV(SPK_AMP) Amplifier gain error Gain = 29.5 Vp 0.5 dB fSPK_AMP Switching frequency of the speaker amplifier 384 kHz 768 kHz RDS(on) Drain-to-source on resistance of the individual output MOSFETs FET + Metallization. 90 mΩ OCETHRES Over-Current Error Threshold Any short to supply, ground, or other channels 7.5 A Over-Current cycle-by-cycle limit 6.5 A OVETHRES(PVDD PVDD over voltage error threshold 28 V UVETHRES(PVDD PVDD under voltage error threshold 4.2 V OTETHRES Over temperature error threshold 160 °C OTEHystersis Over temperature error hysteresis 10 °C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
