AD9671EBZ datasheet(48/61 Pages) AD

48 / 61 page

Data Sheet

AD9671

Rev. A| Page 47 of 60

Address

Value

Description

0x150

0x03

JESD204B scrambler disabled and four-lane configuration (L = 4)

0x182

0x82

Autoconfigures PLL

0x181

0x02

PLL N divider = ÷20

0x186

0xAA

Disable continuous data resync (continuous data resync is not recommended during real-time

scanning; one-time data resync is sufficient)

0x10C3

0x20

Set SPI TX_TRIG± and index profile

0x00F

0x18

Set low-pass filter cutoff frequency, bandwidth mode

0x02B

0x40

Set analog LPF and HPF to defaults, tune filters4

1 Setting the profile index requires an additional SPI write in SPI MSB mode before the chip is run to complete the current profile buffer update.

2 Running the chip from full power-down mode requires 375 μs wake-up time as listed in Table 3.

3 The software TX_TRIG trigger switches the demodulator/decimator digital block to a running state. It may not be needed if hardware the TX_TRIX signal is used to run

the digital block.

4 Tuning the filters requires 512 ADC clock cycles.

AD9671EBZ Datasheet(PDF) 48 Page - Analog Devices

AD9671EBZ Datasheet(HTML) 48 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL