Reference Design

IRMCS2013

This document is the property of International Rectifier and may not be copied or distributed without expressed consent.

21

HP_nWE

HP_D[7:0]

HP_nOE

HP_A

HP_nCS

t

HPCSN

VALID

t

HPWENS

t

HPAS

t

HPDZ

t

HPOEN

t

AHPD

t

HPOENS

t

HPA

t

HPOENH

t

HPZD

Figure 17. Host Parallel Read Cycle Timing

SYMBOL

DESCRIPTION

MIN

MAX

UNIT

S

NOTE

HP_nCS Period

70

ns

HP_nWE Setup

10

ns

HP_A Setup

10

ns

HP_D [7:0] Access

60

105

ns

HP_D [7:0] Active

0

9

ns

HP_D [7:0] High Impedance

0

6

ns

HP_nOE Hold

10

ns

Note 3

HP_nOE Setup

10

ns

Note 3

HP_nOE Period

70

ns

Table 4. Host Parallel Read Cycle Timing

Note3 : HP_nOE must be stable before and after the high to low transition of HP_nCS.