| Electronic Components Datasheet Search |
|
OV6630 Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OV6630 Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers |
|
8 / 29 page ![]() SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS March 4, 2000 Version 1.0 8 Y[7:0] PCLK HREF UV[7:0] Y[7:0] PCLK HREF Pixel Data 16-bit Timing (PCLK rising edge latches data bus) 10 Y Y 10 80 U V 80 T CLK T SU T HD Repeat for all data bytes Pixel Data 8-bit Timing (PCLK rising edge latches data bus) U Y 80 10 10 80 V Y 10 T CLK T SU T HD Repeat for all data bytes Note: T CLK is pixel clock period.. TCLK=112ns for 16-bit output and TCLK=56ns for 8-bit output if the system clock is 17.73MHz. T SU is the setup time of HREF. The maximum is 15ns. THD is the hold time of HREF. The maximum is 15ns. Figure 4. Pixel Data Bus (YUV Output) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |