Electronic Components Datasheet Search
  English  ▼

X  

MP5600EU Datasheet(PDF) 16 Page - Monolithic Power Systems

Part # MP5600EU
Description  Compact Multiple-Output Power Supply for TV-LCD panel
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP5600EU Datasheet(HTML) 16 Page - Monolithic Power Systems

Back Button MP5600EU Datasheet HTML 12Page - Monolithic Power Systems MP5600EU Datasheet HTML 13Page - Monolithic Power Systems MP5600EU Datasheet HTML 14Page - Monolithic Power Systems MP5600EU Datasheet HTML 15Page - Monolithic Power Systems MP5600EU Datasheet HTML 16Page - Monolithic Power Systems MP5600EU Datasheet HTML 17Page - Monolithic Power Systems MP5600EU Datasheet HTML 18Page - Monolithic Power Systems MP5600EU Datasheet HTML 19Page - Monolithic Power Systems MP5600EU Datasheet HTML 20Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 26 page
background image
MP5600-COMPACT MULTIPLE-OUTPUT POWER SUPPLY FOR TV-LCD PANEL
MP5600 Rev. 0.9
www.MonolithicPower.com
16
10/19/2009
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2009 MPS. All Rights Reserved.
Figure 5 Positive Charge Pump Block Diagram
When EN2 is logic-high, An internal 6uA current
source begins to charge the DLY2 capacitance,
positive charge pump will be enabled when the
voltage on the capacitor is higher than 1.2V.
Each time when it is enabled, the positive
charge-pump regulator goes through a soft-start
routine by ramping up its internal reference
voltage from 0 to 1.2V in 128 steps. The soft-start
period is 4ms (fsw=450kHz) and FBP fault
detection is disabled during this period.
Gate Pulse Management
Gate pulse management section consists of P-
channel MOSFET: M6 is between GPH pin and
GPO pin. M7 is between GPO pin and GPD pin.
The GPM section is enabled when VDLY4 exceeds
1.2V. There are two different operation modes:
mode 1 and mode 2. See figure 6.
Figure 6 Gate Pulse Management Block Diagram
Mode 1 is selected by connecting the MODE pin
to VCC. When GPI is high, GPO is connected to
GPH through M6. When GPI is low, GPO is
connected to GPD through M7. Then GPO is
discharged through a resistor connected between
GPD and GND. And the discharging of GPO is
stop when VGPO reaches 10 times of the voltage
on GPT pin programmed by the external resistive
divider. See figure 7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com