| Electronic Components Datasheet Search |
|
EM6580 Datasheet(PDF) 15 Page - EM Microelectronic - MARIN SA |
|
|
|||||||||||||||||||||||||||||
EM6580 Datasheet(HTML) 15 Page - EM Microelectronic - MARIN SA |
|
15 / 55 page ![]() R EM6580 Copyright © 2007, EM Microelectronic-Marin SA 03/07, rev. J 15 www.emmicroelectronic.com 6.2 PortA as Input and its Multiplexing The EM6580 can have up to 6 1-bit general purpose CMOS input ports. The port A input can be read at any time, pull-up or pull-down resistors can be chosen by software. Figure 10 explains how the inputs are treated with control signals and how they are distributed to different peripherals and the CPU. This is also listed in Table 6.1.1 Input and Output ports overview. Figure 8. EM6580 Multiplexed Inputs diagram extVcheck Qdeb Q QB I0 I1 Z S I0 I1 Z S PA[4] PA[1] PA[0] PA[5] PA[3] PA[4] TimCk0 TimCk7 uPVar[1] uPVar[2] Internal Data Bus DB [3:0] IRQPA[0/5] IRQPA[3/4] WakeUp on Change PA3/4_reset ResFlt In Out Small Analogue Filter Debounce CkDeb I0 I1 Z S debouncerYesPA[0/5] EdgeFallingPA[0/5] Debounce CkDeb I0 I1 Z S debouncerYesPA[3/4] EdgeFallingPA[3/4] WakeUp on change In Out WakeUp on change In Out RdRegPA 0 PA[3:0] RdRegPA 1 PA[5:4] irqPA[0l/5h] irqPA[3l/4h] WUchEnPA[0/5] WUchEnPA[3/4] InResAH Qdeb Q QB Qdeb Q QB Input to peripherals is blocked if used for SVLD comparator input extVcheck to SVLD Logic PA[1] PA[0] Serial Clock Input Serial Data Input to Timer / Event Counter to Serial Interface to CPU ResDis PA3/4resln Sleep to Reset Logic to Interrupt Logic Sleep All signals enter bottom, left, top and output on the right side of the boxes Some Input functions are explained below. 6.2.1 Debouncer The debouncer is clocked with one of the possible debouncer clocks (Ck[14] / Ck[11] / Ck[8] and can be used only in Active or StandBy mode (as only in these two modes clocks are running). The input signal has to be stable on two successive debouncer rising clock edges and must not change between them. Figure 9. Debouncer function DEBOUNCER function (signal must be stable during two Deb Clk rising edges) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |