KW41Z datasheet(21/91 Pages) NXP

21 / 91 page

4.2.3 Other Channel Plans

The RF synthesizer can be configured to use any channel frequency between 2.36 and

2.487 GHz.

4.3 Transceiver Functions

Receive

The receiver architecture is Zero IF (ZIF) where the received signal after passing

through RF front end is down-converted to a baseband signal. The signal is filtered

and amplified before it is fed to analog-to-digital converter. The digital signal is then

decimated to a baseband clock frequency before it is digitally processed, demodulated

and passed on to packet processing/link-layer processing.

Transmit

The transmitter transmits O-QPSK or GFSK/FSK modulation having power and

channel selection adjustment per user application. After the channel of operation is

determined, coarse and fine tuning is executed within the Frac-N PLL to engage

signal lock. After signal lock is established, the modulated buffered signal is then

routed to a multi-stage amplifier for transmission. The differential signals at the output

of the PA (RF_P, RF_N) are converted to a single ended(SE) output signal by an on-

chip balun.

5 Transceiver Electrical Characteristics

5.1 Radio operating conditions

Table 4. Radio operating conditions

Characteristic

Symbol

Min

Typ

Max

Unit

Input Frequency

fin

2.360

—

2.480

GHz

Ambient Temperature Range

-40

105

°C

Logic Input Voltage Low

VIL

—

30%

VDDINT

Table continues on the next page...

Transceiver Electrical Characteristics

MKW41Z/31Z/21Z Data Sheet, Rev. 4, 03/2018

NXP Semiconductors

KW41Z Datasheet(PDF) 21 Page - NXP Semiconductors

KW41Z Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL