Electronic Components Datasheet Search
  English  ▼

X  

KW41Z Datasheet(PDF) 68 Page - NXP Semiconductors

Part # KW41Z
Description  2.4 GHz Bluetooth Low Energy ver. 4.2 compliantsupporting up to 2 simultaneous hardware connections
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

KW41Z Datasheet(HTML) 68 Page - NXP Semiconductors

Back Button KW41Z Datasheet HTML 64Page - NXP Semiconductors KW41Z Datasheet HTML 65Page - NXP Semiconductors KW41Z Datasheet HTML 66Page - NXP Semiconductors KW41Z Datasheet HTML 67Page - NXP Semiconductors KW41Z Datasheet HTML 68Page - NXP Semiconductors KW41Z Datasheet HTML 69Page - NXP Semiconductors KW41Z Datasheet HTML 70Page - NXP Semiconductors KW41Z Datasheet HTML 71Page - NXP Semiconductors KW41Z Datasheet HTML 72Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 91 page
background image
7.5.8.1 DSPI switching specifications (limited voltage range)
The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with
master and slave operations. Many of the transfer attributes are programmable. The
tables below provide DSPI timing characteristics for classic SPI timing modes. See the
DSPI chapter of the Reference Manual for information on the modified transfer formats
used for communicating with slower peripheral devices.
Table 41. Master mode DSPI timing (limited voltage range)
Num
Description
Min.
Max.
Unit
Notes
Operating voltage
2.7
3.6
V
Frequency of operation
—
12
MHz
DS1
DSPI_SCK output cycle time
2 x tBUS
—
ns
DS2
DSPI_SCK output high/low time
(tSCK/2) − 2 (tSCK/2) + 2
ns
DS3
DSPI_PCSn valid to DSPI_SCK delay
(tBUS x 2) −
2
—
ns
1
DS4
DSPI_SCK to DSPI_PCSn invalid delay
(tBUS x 2) −
2
—
ns
2
DS5
DSPI_SCK to DSPI_SOUT valid
—
8.5
ns
DS6
DSPI_SCK to DSPI_SOUT invalid
-2
—
ns
DS7
DSPI_SIN to DSPI_SCK input setup
16.2
—
ns
DS8
DSPI_SCK to DSPI_SIN input hold
0
—
ns
1. The delay is programmable in SPIx_CTARn[PCSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].
DS3
DS4
DS1
DS2
DS7
DS8
First data
Last data
DS5
First data
Data
Last data
DS6
Data
SPI_PCSn
SPI_SCK
(CPOL=0)
SPI_SIN
SPI_SOUT
Figure 13. DSPI classic SPI timing — master mode
Table 42. Slave mode DSPI timing (limited voltage range)
Num
Description
Min.
Max.
Unit
Operating voltage
2.7
3.6
V
Frequency of operation
6
MHz
Table continues on the next page...
MCU Electrical Characteristics
68
MKW41Z/31Z/21Z Data Sheet, Rev. 4, 03/2018
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com