Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9910 Datasheet(PDF) 49 Page - Analog Devices

Part # AD9910
Description  CMOS Direct Digital Synthesizer
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9910 Datasheet(HTML) 49 Page - Analog Devices

Back Button AD9910 Datasheet HTML 45Page - Analog Devices AD9910 Datasheet HTML 46Page - Analog Devices AD9910 Datasheet HTML 47Page - Analog Devices AD9910 Datasheet HTML 48Page - Analog Devices AD9910 Datasheet HTML 49Page - Analog Devices AD9910 Datasheet HTML 50Page - Analog Devices AD9910 Datasheet HTML 51Page - Analog Devices AD9910 Datasheet HTML 52Page - Analog Devices AD9910 Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 64 page
background image
Data Sheet
AD9910
Rev. E | Page 49 of 64
REGISTER MAP AND BIT DESCRIPTIONS
Table 17. Register Map
Register
Name
(Serial
Address)
Bit Range
(Internal
Address)
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value1
(Hex)
CFR1—
Control
Function
Register 1
(0x00)
31:24
RAM
enable
RAM playback
destination
Open
0x00
23:16
Manual
OSK
external
control
Inverse
sinc filter
enable
Open
Internal profile control
Select DDS
sine output
0x00
15:8
Load LRR
@ I/O
update
Autoclear
digital
ramp
accumu-
lator
Autoclear
phase
accumu-
lator
Clear
digital
ramp
accumu-
lator
Clear
phase
accumu-
lator
Load ARR
@ I/O
update
OSK
enable
Select auto
OSK
0x00
7:0
Digital
power-
down
DAC
power-
down
REFCLK
input
power-
down
Aux DAC
power-
down
External
power-
down
control
Open
SDIO input
only
LSB first
0x00
CFR2—
Control
Function
Register 2
(0x01)
31:24
Open
Enable
amplitude
scale from
single tone
profiles
0x00
23:16
Internal
I/O
update
active
SYNC_CLK
enable
Digital ramp destination
Digital
ramp
enable
Digital
ramp
no-dwell
high
Digital
ramp
no-dwell
low
Read
effective
FTW
0x40
15:8
I/O update rate control
Open
PDCLK
enable
PDCLK
invert
TxEnable
invert
Open
0x08
7:0
Matched
latency
enable
Data
assembler
hold last
value
Sync
timing
validation
disable
Parallel
data port
enable
FM gain
0x20
CFR3—
Control
Function
Register 3
(0x02)
31:24
Open
DRV0[1:0]
Open
VCO SEL[2:0]
0x1F
23:16
Open
ICP[2:0]
Open
0x3F
15:8
REFCLK
input
divider
bypass
REFCLK
input
divider
ResetB
Open
PFD reset
Open
PLL enable
0x40
7:0
N[6:0]
Open
0x00
Auxiliary
DAC
Control
(0x03)
31:24
Open
0x00
23:16
Open
0x00
15:8
Open
0x00
7:0
FSC[7:0]
0x7F
I/O Update
Rate (0x04)
31:24
I/O update rate[31:24]
0xFF
23:16
I/O update rate[23:16]
0xFF
15:8
I/O update rate[15:8]
0xFF
7:0
I/O update rate[7:0]
0xFF
FTW—
Frequency
Tuning
Word
(0x07)
31:24
Frequency tuning word[31:24]
0x00
23:16
Frequency tuning word[23:16]
0x00
15:8
Frequency tuning word[15:8]
0x00
7:0
Frequency tuning word[7:0]
0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com