| Electronic Components Datasheet Search |
|
AD9910 Datasheet(PDF) 2 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9910 Datasheet(HTML) 2 Page - Analog Devices |
|
2 / 64 page ![]() AD9910 Data Sheet Rev. E | Page 2 of 64 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 3 General Description ......................................................................... 4 Specifications..................................................................................... 5 Electrical Specifications............................................................... 5 Absolute Maximum Ratings............................................................ 8 Equivalent Circuits....................................................................... 8 ESD Caution.................................................................................. 8 Pin Configuration and Function Descriptions............................. 9 Typical Performance Characteristics ........................................... 12 Application Circuits ....................................................................... 15 Theory of Operation ...................................................................... 16 Single Tone Mode....................................................................... 16 RAM Modulation Mode............................................................ 17 Digital Ramp Modulation Mode.............................................. 18 Parallel Data Port Modulation Mode....................................... 19 Mode Priority.............................................................................. 21 Functional Block Detail ................................................................. 22 DDS Core..................................................................................... 22 14-Bit DAC Output .................................................................... 22 Inverse Sinc Filter ....................................................................... 23 Clock Input (REF_CLK/REF_CLK) ........................................ 23 PLL Lock Indication................................................................... 26 Output Shift Keying (OSK)....................................................... 26 Digital Ramp Generator (DRG)............................................... 27 RAM Control.............................................................................. 32 Additional Features ........................................................................ 41 Profiles ......................................................................................... 41 I/O_UPDATE, SYNC_CLK, and System Clock Relationships ....................................................................................................... 41 Automatic I/O Update............................................................... 42 Power-Down Control ................................................................ 42 Synchronization of Multiple Devices........................................... 43 Power Supply Partitioning............................................................. 46 3.3 V Supplies.............................................................................. 46 1.8 V Supplies.............................................................................. 46 Serial Programming ....................................................................... 47 Control Interface—Serial I/O................................................... 47 General Serial I/O Operation ................................................... 47 Instruction Byte.......................................................................... 47 Serial I/O Port Pin Descriptions .............................................. 47 Serial I/O Timing Diagrams ..................................................... 48 MSB/LSB Transfers .................................................................... 48 Register Map and Bit Descriptions .............................................. 49 Register Bit Descriptions........................................................... 54 Outline Dimensions....................................................................... 61 Ordering Guide .......................................................................... 61 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |