AD5689 datasheet(6/24 Pages) AD

6 / 24 page

AD5689/AD5687

Data Sheet

Rev. B | Page 6 of 24

17B

DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS

All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 4

and Figure 5. VDD = 2.7 V to 5.5 V, 1.62 V ≤ VLOGIC ≤ 5.5 V, VREF = 2.5 V. All specifications TMIN to TMAX, unless otherwise noted. VDD =

2.7 V to 5.5 V.

Table 5.

1.62V ≤ VLOGIC < 2.7 V

2.7V ≤ VLOGIC ≤ 5.5 V

Parameter

12F

Symbol

Min

Max

Min

Max

Unit

SCLK Cycle Time

SCLK High Time

SCLK Low Time

SYNCEE

to SCLK Falling Edge

Data Setup Time

Data Hold Time

SCLK Falling Edge to

SYNCEE

Rising Edge

Minimum

SYNCEE

High Time

SDO Data Valid from SCLK Rising Edge

SYNCEE

Rising Edge to SCLK Falling Edge

t10

SYNCEE

Rising Edge to SDO Disable

t11

Guaranteed by design and characterization; not production tested.

38B

Circuit and Timing Diagrams

200µA

IOL

200µA

IOH

VOH (MIN)

TO OUTPUT

20pF

Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications

DB23

DB0

DB23

DB0

INPUT WORD FOR DAC N

UNDEFINED

INPUT WORD FOR DAC N + 1

INPUT WORD FOR DAC N

t10

Figure 4. Daisy-Chain Timing Diagram

AD5689 Datasheet(PDF) 6 Page - Analog Devices

AD5689 Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL