Dual, 16-/12-Bit nanoDAC+

with SPI Interface

Data Sheet

AD5689/AD5687

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2013–2017 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

High relative accuracy (INL): ±2 LSB maximum at 16 bits

Tiny package: 3 mm × 3 mm, 16-lead LFCSP

TUE: ±0.1% of FSR maximum

Offset error: ±1.5 mV maximum

Gain error: ±0.1% of FSR maximum

High drive capability: 20 mA, 0.5 V from supply rails

User-selectable gain of 1 or 2 (GAIN pin)

Reset to zero scale or midscale (RSTSEL pin)

1.8 V logic compatibility

50 MHz SPI with readback or daisy chain

Low glitch: 0.5 nV-sec

Low power: 3.3 mW at 3 V

2.7 V to 5.5 V power supply

−40°C to +105°C temperature range

APPLICATIONS

Optical transceivers

Base station power amplifiers

Process control (PLC I/O cards)

Industrial automation

Data acquisition systems

FUNCTIONAL BLOCK DIAGRAM

SCLK

SYNC

SDIN

SDO

INPUT

REGISTER

DAC

REGISTER

STRING

DAC A

BUFFER

INPUT

REGISTER

DAC

REGISTER

STRING

DAC B

BUFFER

GND

POWER-

DOWN

LOGIC

POWER-ON

RESET

GAIN =

×1/×2

RSTSEL

GAIN

LDAC RESET

AD5689/AD5687

Figure 1.

GENERAL DESCRIPTION

The AD5689/AD5687 members of the nanoDAC+™ family are

low power, dual, 16-/12-bit, buffered voltage output digital-to-

analog converters (DACs). The devices include a gain select pin

giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The

AD5689/AD5687 operate from a single 2.7 V to 5.5 V supply, are

guaranteed monotonic by design, and exhibit less than 0.1% FSR

gain error and 1.5 mV offset error performance. Both devices are

available in a 3 mm × 3 mm LFCSP and a TSSOP package.

The AD5689/AD5687 also incorporate a power-on reset circuit

and a RSTSEL pin that ensure that the DAC outputs power up

to zero scale or midscale and remain there until a valid write

takes place. Each part contains a per channel power-down feature

that reduces the current consumption of the device to 4 µA at

3 V while in power-down mode.

The AD5689/AD5687 use a versatile serial peripheral interface

that operates at clock rates up to 50 MHz. Both devices contain

Table 1. Related Devices

Interface

Reference

16-Bit

12-Bit

SPI

Internal

AD5689R

AD5687R

External

AD5689

AD5687

Internal

Not applicable

AD5697R

PRODUCT HIGHLIGHTS

1. High Relative Accuracy (INL).

AD5689 (16-bit): ±2 LSB maximum

AD5687 (12-bit): ±1 LSB maximum

2. Excellent DC Performance.

Total unadjusted error: ±0.1% of FSR maximum

Offset error: ±1.5 mV maximum

Gain error: ±0.1% of FSR maximum

3. Two Package Options.

3 mm × 3 mm, 16-lead LFCSP

16-lead TSSOP