Electronic Components Datasheet Search
  English  ▼

X  

CS5461 Datasheet(PDF) 7 Page - Cirrus Logic

Part # CS5461
Description  Single Phase Bi-Directional Power/Energy IC
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5461 Datasheet(HTML) 7 Page - Cirrus Logic

Back Button CS5461 Datasheet HTML 3Page - Cirrus Logic CS5461 Datasheet HTML 4Page - Cirrus Logic CS5461 Datasheet HTML 5Page - Cirrus Logic CS5461 Datasheet HTML 6Page - Cirrus Logic CS5461 Datasheet HTML 7Page - Cirrus Logic CS5461 Datasheet HTML 8Page - Cirrus Logic CS5461 Datasheet HTML 9Page - Cirrus Logic CS5461 Datasheet HTML 10Page - Cirrus Logic CS5461 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
CS5461
DS546PP2
7
Measurement and Reference Input
Differential
Voltage Inputs
9,10
VIN+, VIN- - Differential analog input pins for the voltage channel.
Differential
Current Inputs
15,16
IIN+, IIN- - Differential analog input pins for the current channel.
Voltage
Reference Output
11
VREFOUT - The on-chip voltage reference output. The voltage reference has a nominal
magnitude of 2.5 V and is referenced to the VA- pin on the converter.
Voltage
Reference Input
12
VREFIN - The input to this pin establishes the voltage reference for the on-chip modula-
tor.
Power Supply Connections
Positive
Digital Supply
3
VD+ - The positive digital supply relative to DGND.
Digital Ground
4
DGND - The common-mode potential of digital ground must be equal to or above the
common-mode potential of VA-.
Positive
Analog Supply
14
VA+ - The positive analog supply relative to VA-.
Analog Ground
13
VA- - The analog ground pin must be at the lowest potential.
Power Fail Monitor
17
PFMON - The power fail Monitor pin monitors the analog supply. Typical threshold level
(PMLO) is 2.45 V with respect to the VA- pin. If PFMON voltage threshold is tripped, the
LSD (low-supply detect) bit is set in the Status Register. Once the LSD bit has been set, it
cannot be reset until the PFMON voltage increases ~100 mV (typical) above the PMLO
voltage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com