THCV235 datasheet(45/68 Pages) CEL

45 / 68 page

THCV235_THCV236_Rev.3.40_E

THine Electronics, Inc.

45/68

Security E

Table 42. THCV235 GPIO Control Register Map (continued)

Address (Hex)

Bit#

R/W

Default

(Hex)

Name

Description

Note

Sub-Link

Master

Sub-Link

Slave

0x45

0xC5

7:5

0x0

Reserved

GPIO4_INT_ENABLE

GPIO4 interrupt enable

0: Disable

1: Enable

(*4)

GPIO3_INT_ENABLE

GPIO3 interrupt enable

0: Disable

1: Enable

GPIO2_INT_ENABLE

GPIO2 interrupt enable

0: Disable

1: Enable

GPIO1_INT_ENABLE

GPIO1 interrupt enable

0: Disable

1: Enable

GPIO0_INT_ENABLE

GPIO0 interrupt enable

0: Disable

1: Enable

0x46

0xC6

7:5

0x0

Reserved

GPIO4_OUTBUF_SEL

GPIO4 output buffer select

0: GPIO4 is open-drain output

1: GPIO4 is push pull output

GPIO3_OUTBUF_SEL

GPIO3 output buffer select

0: GPIO3 is open-drain output

1: GPIO3 is push pull output

GPIO2_OUTBUF_SEL

GPIO2 output buffer select

0: GPIO2 is open-drain output

1: GPIO2 is push pull output

GPIO1_OUTBUF_SEL

GPIO1 has only open-drain output buffer. Must be 0 setting

0: GPIO1 is open-drain output

GPIO0_OUTBUF_SEL

GPIO0 has only open-drain output buffer. Must be 0 setting

0: GPIO0 is open-drain output

0x47

-0x4F

0xC7

-0xCF

7:0

0x00

Reserved

GPIO input transition is counted as GPIO_INT(0x02 or 0x82 bit3).

THCV235 Datasheet(PDF) 45 Page - California Eastern Labs

THCV235 Datasheet(HTML) 45 Page - California Eastern Labs

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL