 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADS7028 Datasheet(PDF) 28 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS7028 Datasheet(HTML) 28 Page - Texas Instruments |
|
|
28 / 70 page  28 ADS7038 SBAS979 – JUNE 2019 www.ti.com Product Folder Links: ADS7038 Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated 8.5.4 OSR_CFG Register (Address = 0x3) [reset = 0x0] OSR_CFG is shown in Figure 22 and described in Table 14. Return to the Summary Table. Figure 22. OSR_CFG Register 7 6 5 4 3 2 1 0 RESERVED OSR[2:0] R-0b R/W-0b Table 14. OSR_CFG Register Field Descriptions Bit Field Type Reset Description 7-3 RESERVED R 0b Reserved. Reads return 0b. 2-0 OSR[2:0] R/W 0b Selects the oversampling ratio for ADC conversion result. 0b = No averaging 1b = 2 samples 10b = 4 samples 11b = 8 samples 100b = 16 samples 101b = 32 samples 110b = 64 samples 111b = 128 samples 8.5.5 OPMODE_CFG Register (Address = 0x4) [reset = 0x0] OPMODE_CFG is shown in Figure 23 and described in Table 15. Return to the Summary Table. Figure 23. OPMODE_CFG Register 7 6 5 4 3 2 1 0 CONV_ON_ER R CONV_MODE[1:0] OSC_SEL CLK_DIV[3:0] R/W-0b R/W-0b R/W-0b R/W-0b Table 15. OPMODE_CFG Register Field Descriptions Bit Field Type Reset Description 7 CONV_ON_ERR R/W 0b Control continuation of autonomous modes if CRC error is detected on communication interface. 0b = If CRC error is detected, device continues channel sequencing and pin configuration is retained. See the CRCERR_IN bit for more details. 1b = If CRC error is detected, devicel changes all channels to analog inpts and channel sequencing is paused until CRCERR_IN = 1b. After clearing CRCERR_IN flag, device resumes channel sequencing and pin confguration is restored. 6-5 CONV_MODE[1:0] R/W 0b These bits set the mode of conversion of the ADC. 0b = Manual mode; conversions are initiated by host. 1b = Autonomous mode; conversions are initiated by the internal state machine. 4 OSC_SEL R/W 0b Selects the oscillator for internal timing generation. 0b = High-speed oscillator. 1b = Low-power oscillator. 3-0 CLK_DIV[3:0] R/W 0b Sampling speed control in autonomous monitoring mode (CONV_MODE = 01b). See the section on oscillator and timing control for details. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
