Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADS7028 Datasheet(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
Part # ADS7028
Description  ADS7038 Small, 8-Channel, 12-Bit ADC With SPI Interface, GPIOs, and CRC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS7028 Datasheet(HTML) 39 Page - Texas Instruments

Back Button ADS7028 Datasheet HTML 35Page - Texas Instruments ADS7028 Datasheet HTML 36Page - Texas Instruments ADS7028 Datasheet HTML 37Page - Texas Instruments ADS7028 Datasheet HTML 38Page - Texas Instruments ADS7028 Datasheet HTML 39Page - Texas Instruments ADS7028 Datasheet HTML 40Page - Texas Instruments ADS7028 Datasheet HTML 41Page - Texas Instruments ADS7028 Datasheet HTML 42Page - Texas Instruments ADS7028 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 70 page
background image
39
ADS7038
www.ti.com
SBAS979 – JUNE 2019
Product Folder Links: ADS7038
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Table 45. EVENT_COUNT_CH3 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
LOW_THRESHOLD_CH3
_LSB[3:0]
R/W
0b
Lower 4-bits of low threshold for analog input. These bits are
compared with bits 3:0 of ADC conversion result.
3-0
EVENT_COUNT_CH3[3:0
]
R/W
0b
Configuration for checking 'n+1' consecutive samples above
threshold before setting alert flag.
8.5.36 LOW_TH_CH3 Register (Address = 0x2F) [reset = 0x0]
LOW_TH_CH3 is shown in Figure 54 and described in Table 46.
Return to the Summary Table.
Figure 54. LOW_TH_CH3 Register
7
6
5
4
3
2
1
0
LOW_THRESHOLD_CH3_MSB[7:0]
R/W-0b
Table 46. LOW_TH_CH3 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
LOW_THRESHOLD_CH3
_MSB[7:0]
R/W
0b
MSB aligned high threshold for analog input. These bits are
compared with top 8 bits of ADC conversion result.
8.5.37 HYSTERESIS_CH4 Register (Address = 0x30) [reset = 0xF0]
HYSTERESIS_CH4 is shown in Figure 55 and described in Table 47.
Return to the Summary Table.
Figure 55. HYSTERESIS_CH4 Register
7
6
5
4
3
2
1
0
HIGH_THRESHOLD_CH4_LSB[3:0]
HYSTERESIS_CH4[3:0]
R/W-1111b
R/W-0b
Table 47. HYSTERESIS_CH4 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
HIGH_THRESHOLD_CH4
_LSB[3:0]
R/W
1111b
Lower 4-bits of high threshold for analog input. These bits are
compared with bits 3:0 of ADC conversion result.
3-0
HYSTERESIS_CH4[3:0]
R/W
0b
4-bit hysteresis for high and low thresholds. This 4-bit hysteris is left
shifted 3 times and applied on the lower 7-bits of the threshold. Total
hysteresis = 7-bits [4-bits, 000b]
8.5.38 HIGH_TH_CH4 Register (Address = 0x31) [reset = 0xFF]
HIGH_TH_CH4 is shown in Figure 56 and described in Table 48.
Return to the Summary Table.
Figure 56. HIGH_TH_CH4 Register
7
6
5
4
3
2
1
0
HIGH_THRESHOLD_CH4_MSB[7:0]
R/W-11111111b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com