1

AVDD

8

DVDD

2

AINP

7

CLKIN

3

AINN

6

DOUT

4

AGND

5

DGND

Not to scale

3

AMC1336

www.ti.com

SBAS951 – AUGUST 2019

Product Folder Links: AMC1336

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

5 Pin Configuration and Functions

DWV Package

8-Pin SOIC

Top View

Pin Functions

PIN

I/O

DESCRIPTION

NO.

NAME

1

AVDD

—

Analog (high-side) power supply, 3.0 V to 5.5 V.

See the Power Supply Recommendations section for decoupling recommendations.

2

AINP

I

Noninverting analog input

3

AINN

I

Inverting analog input

4

AGND

—

Analog (high-side) ground reference

5

DGND

—

Digital (controller-side) ground reference

6

DOUT

O

Modulator bitstream output, updated with the rising edge of the clock signal present on CLKIN. Use the rising

edge of the clock to latch the modulator bitstream at the input of the digital filter device.

7

CLKIN

I

Modulator clock input: 9 MHz to 21 MHz with internal pulldown resistor (typical value: 200 kΩ). The clock signal

must be applied continuously for proper device operation; see the Clock Input section for additional details.

8

DVDD

—

Digital (controller-side) power supply, 2.7 V to 5.5 V.

See the Power Supply Recommendations section for decoupling recommendations.