Electronic Components Datasheet Search
  English  ▼

X  

HD64F2145 Datasheet(PDF) 459 Page - Renesas Technology Corp

Part # HD64F2145
Description  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 459 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 455Page - Renesas Technology Corp HD64F2145 Datasheet HTML 456Page - Renesas Technology Corp HD64F2145 Datasheet HTML 457Page - Renesas Technology Corp HD64F2145 Datasheet HTML 458Page - Renesas Technology Corp HD64F2145 Datasheet HTML 459Page - Renesas Technology Corp HD64F2145 Datasheet HTML 460Page - Renesas Technology Corp HD64F2145 Datasheet HTML 461Page - Renesas Technology Corp HD64F2145 Datasheet HTML 462Page - Renesas Technology Corp HD64F2145 Datasheet HTML 463Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 459 / 829 page
background image
Rev. 2.0, 08/02, page 419 of 788
Bit
Bit Name
Initial Value R/W
Description
3
2
1
0
CLR3
CLR2
CLR1
CLR0
1
1
1
1
W*
2
IIC Clear 3 to 0
Controls initialization of the internal state of IIC_0 and
IIC_1.
00--: Setting prohibited
0100: Setting prohibited
0101: IIC_0 internal latch cleared
0110: IIC_1 internal latch cleared
0111: IIC_0 and IIC_1 internal latches cleared
1---: Invalid setting
When a write operation is performed on these bits, a clear
signal is generated for the internal latch circuit of the
corresponding module, and the internal state of the IIC
module is initialized.
These bits can only be written to; they are always read as
1. Write data to this bit is not retained.
To perform IIC clearance, bits CLR3 to CLR0 must be
written to simultaneously using an MOV instruction. Do not
use a bit manipulation instruction such as BCLR.
When clearing is required again, all the bits must be written
to in accordance with the setting.
If the function of these bits is not used, set all of the CLR3
to CLR0 bits to 1 when writing to DDCSWR.
Notes: 1. Only 0 can be written, to clear the flag.
2. This bit is always read as 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com