Electronic Components Datasheet Search
  English  ▼

X  

HD64F2145 Datasheet(PDF) 462 Page - Renesas Technology Corp

Part # HD64F2145
Description  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 462 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 458Page - Renesas Technology Corp HD64F2145 Datasheet HTML 459Page - Renesas Technology Corp HD64F2145 Datasheet HTML 460Page - Renesas Technology Corp HD64F2145 Datasheet HTML 461Page - Renesas Technology Corp HD64F2145 Datasheet HTML 462Page - Renesas Technology Corp HD64F2145 Datasheet HTML 463Page - Renesas Technology Corp HD64F2145 Datasheet HTML 464Page - Renesas Technology Corp HD64F2145 Datasheet HTML 465Page - Renesas Technology Corp HD64F2145 Datasheet HTML 466Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 462 / 829 page
background image
Rev. 2.0, 08/02, page 422 of 788
Bit
Bit Name
Initial Value R/W
Description
4
ICDRE
0
R
Transmit Data Write Request Flag
Indicates the ICDR (ICDRT) status in transmit mode.
0: Indicates that the data has been already written to ICDR
(ICDRT) or ICDR is initialized.
1: Indicates that data has been transferred from ICDRT to
ICDRS and is being transmitted, or the start condition has
been detected or transmission has been complete, thus
allowing the next data to be written to.
[Setting conditions]
• When the start condition is detected from the bus line
state with I
2C bus format or serial format.
• When I2C bus mode is switched to formatless (when the
SW bit in DDCSWR is set to 1).
• When data is transferred from ICDRT to ICDRS.
1. When data transmission completed while ICDRE =
0 (at the rise of the 9th clock pulse).
2. When data is written to ICDR in transmit mode after
data transmission was completed while ICDRE = 1.
[Clearing conditions]
• When data is written to ICDR (ICDRT).
• When the stop condition is detected with I2C bus format
or serial format.
• When 0 is written to the ICE bit.
• When the IIC is internally initialized using the CLR3 to
CLR0 bits in DDCSWR.
Note that if the ACKE bit is set to 1 with I
2C bus format thus
enabling acknowledge bit decision, ICDRE is not set when
data transmission is completed while the acknowledge bit
is 1.
When ICDRE is set due to the condition (2) above, ICDRE
is temporarily cleared to 0 when data is written to ICDR
(ICDRT); however, since data is transferred from ICDRT to
ICDRS immediately, ICDRE is set to 1 again. Do not write
data to ICDR when TRS = 0 because the ICDRE flag value
is invalid during the time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com