| Electronic Components Datasheet Search |
|
PCI6421 Datasheet(PDF) 60 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCI6421 Datasheet(HTML) 60 Page - Texas Instruments |
|
60 / 204 page ![]() 3−12 S1 1 0 0 0 0 0 0 b7 b6 b5 b4 b3 b2 b1 b0 AA Slave Address Word Address R/W Data Byte 2 Data Byte 1 Data Byte 0 M P M M M = Master Acknowledgement S/P = Start/Stop Condition A = Slave Acknowledgement Data Byte 3 M S1 1 0 0 0 001 A Restart R/W Slave Address Start Figure 3−10. EEPROM Interface Doubleword Data Collection 3.6.4 Serial-Bus EEPROM Application When the PCI bus is reset and the serial-bus interface is detected, the PCI6x21/PCI6x11 controller attempts to read the subsystem identification and other register defaults from a serial EEPROM. This format must be followed for the PCI6x21/PCI6x11 controller to load initializations from a serial EEPROM. All bit fields must be considered when programming the EEPROM. The serial EEPROM is addressed at slave address 1010 000b by the PCI6x21/PCI6x11 controller. All hardware address bits for the EEPROM must be tied to the appropriate level to achieve this address. The serial EEPROM chip in the sample application (Figure 3−10) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to GND. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |