HT46C62 datasheet(17/46 Pages) HOLTEK

17 / 46 page

HT46R62/HT46C62

Rev. 1.60

July 14, 2005

flows, the counter is reloaded from the timer/event coun-

ter register and issues an interrupt request, as in the

other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit

(TON; bit 4 of TMRC) should be set to 1. In the pulse

width measurement mode, the TON is automatically

cleared after the measurement cycle is completed. But

in the other two modes, the TON can only be reset by in-

structions. The overflow of the Timer/Event Counter is

one of the wake-up sources and can also be applied to a

PFD (Programmable Frequency Divider) output at PA3

by options. Only one PFD can be applied to PA3 by op-

tions . No matter what the operation mode is, writing a 0

to ETI disables the related interrupt service. When the

PFD function is selected, executing

²SET [PA].3² in-

struction to enable PFD output and executing

²CLR

[PA].3

² instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing

data to the timer/event counter preload register also re-

loads that data to the timer/event counter. But if the

timer/event counter is turn on, data written to the

timer/event counter is kept only in the timer/event coun-

ter preload register. The timer/event counter still contin-

ues its operation until an overflow occurs.

When the timer/event counter (reading TMR) is read,

the clock is blocked to avoid errors, as this may results

R e l o a d

O v e r f l o w t o I n t e r r u p t

1 / 2

P F D

P A 3 D a t a C T R L

T M 1

T M 0

T M R

T E

T M 1

T M 0

T O N

P u l s e W i d t h

M e a s u r e m e n t

M o d e C o n t r o l

8 - b i t T i m e r / E v e n t C o u n t e r

P r e l o a d R e g i s t e r

8 - b i t T i m e r / E v e n t C o u n t e r

( T M R )

D a t a B u s

8 - s t a g e P r e s c a l e r

8 - 1 M U X

f S Y S

f I N T

P S C 2 ~ P S C 0

( 6 + 2 ) o r ( 7 + 1 )

C o m p a r e

P W M

T o P D 0 / P D 1 / P D 2 C i r c u i t

Timer/Event Counter

Bit No.

Label

Function

PSC0

PSC1

PSC2

To define the prescaler stages.

PSC2, PSC1, PSC0=

000: fINT=fSYS

001: fINT=fSYS/2

010: fINT=fSYS/4

011: fINT=fSYS/8

100: fINT=fSYS/16

101: fINT=fSYS/32

110: fINT=fSYS/64

111: fINT=fSYS/128

3TE

Defines the TMR active edge of the timer/event counter:

In Event Counter Mode (TM1,TM0)=(0,1):

1:count on falling edge;

0:count on rising edge

In Pulse Width measurement mode (TM1,TM0)=(1,1):

1: start counting on the rising edge, stop on the falling edge;

0: start counting on the falling edge, stop on the rising edge

TON

Enable/disable timer counting (0=disabled; 1=enabled)

Unused bit, read as

²0²

TM0

TM1

Defines the operating mode (TM1, TM0)

01= Event count mode (External clock)

10= Timer mode (Internal clock)

11= Pulse Width measurement mode (External clock)

00= Unused

TMRC (0EH) Register

HT46C62 Datasheet(PDF) 17 Page - Holtek Semiconductor Inc

HT46C62 Datasheet(HTML) 17 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL