Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

HT46C62 Datasheet(PDF) 22 Page - Holtek Semiconductor Inc

Part # HT46C62
Description  A/D with LCD Type 8-Bit MCU
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT46C62 Datasheet(HTML) 22 Page - Holtek Semiconductor Inc

Back Button HT46C62 Datasheet HTML 18Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 19Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 20Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 21Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 22Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 23Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 24Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 25Page - Holtek Semiconductor Inc HT46C62 Datasheet HTML 26Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 46 page
background image
HT46R62/HT46C62
Rev. 1.60
22
July 14, 2005
PCR2
PCR1
PCR0
76543210
000
¾¾
PB5
PB4
PB3
PB2
PB1
PB0
001
¾¾
PB5
PB4
PB3
PB2
PB1
AN0
010
¾¾
PB5
PB4
PB3
PB2
AN1
AN0
011
¾¾
PB5
PB4
PB3
AN2
AN1
AN0
100
¾¾
PB5
PB4
AN3
AN2
AN1
AN0
101
¾¾
PB5
AN4
AN3
AN2
AN1
AN0
110
¾¾
AN5
AN4
AN3
AN2
AN1
AN0
111
¾¾
AN5
AN4
AN3
AN2
AN1
AN0
Port B Configuration
ACS2
ACS1
ACS0
Analog Channel
0
0
0
AN0
0
0
1
AN1
0
1
0
AN2
0
1
1
AN3
1
0
0
AN4
1
0
1
AN5
1
1
0
AN5
1
1
1
AN5
Analog Input Channel Selection
Register
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
ADRL (24H)
D0
¾¾¾¾¾¾¾
ADRH (25H)
D8
D7
D6
D5
D4
D3
D2
D1
Note:
D0~D8 is A/D conversion result data bit LSB~MSB.
ADRL (24H), ADRH (25H) Register
The following programming example illustrates how to setup and implement an A/D conversion. The method of poll-
ing the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete.
Example: using EOCB Polling Method to detect end of conversion
clr
EADI
; disable ADC interrupt
mov
a,00000001B
mov
ACSR,a
; setup the ACSR register to select fSYS/8 as the A/D clock
mov
a,00100000B
; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov
ADCR,a
; and select AN0 to be connected to the A/D converter
:
:
; As the Port B channel bits have changed the following START
; signal (0-1-0) must be issued within 10 instruction cycles
:
Start_conversion:
clr
START
set
START
; reset A/D
clr
START
; start A/D
Polling_EOC:
sz
EOCB
; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp
polling_EOC
; continue polling
mov
a,ADRH
; read conversion result high byte value from the ADRH register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com