Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS280DF810ABVT Datasheet(PDF) 33 Page - Texas Instruments

Click here to check the latest version.
Part # DS280DF810ABVT
Description  DS280DF810 28 Gbps Multi-Rate 8-Channel Retimer
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DS280DF810ABVT Datasheet(HTML) 33 Page - Texas Instruments

Back Button DS280DF810ABVT Datasheet HTML 29Page - Texas Instruments DS280DF810ABVT Datasheet HTML 30Page - Texas Instruments DS280DF810ABVT Datasheet HTML 31Page - Texas Instruments DS280DF810ABVT Datasheet HTML 32Page - Texas Instruments DS280DF810ABVT Datasheet HTML 33Page - Texas Instruments DS280DF810ABVT Datasheet HTML 34Page - Texas Instruments DS280DF810ABVT Datasheet HTML 35Page - Texas Instruments DS280DF810ABVT Datasheet HTML 36Page - Texas Instruments DS280DF810ABVT Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 51 page
background image
Line Card
Switch Fabric Card
ASIC
FPGA
x8 25 G / 28 G
x8 25 G / 28 G
ASIC
FPGA
Passive Backplane/
Midplane
33
DS280DF810
www.ti.com
SNLS538A – SEPTEMBER 2016 – REVISED OCTOBER 2019
Product Folder Links: DS280DF810
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Typical Application (continued)
9.2.1 Backplane and Mid-Plane Reach Extension Application
The DS280DF810 has strong equalization capabilities that allow it to recover data over channels up to 35 dB
insertion loss (at 12.9 GHz). As a result, the optimum placement for the DS280DF810 in a backplane and mid-
plane application is with the higher-loss channel segment at the input and the lower-loss channel segment at the
output. This reduces the equalization burden on the downstream ASIC/FPGA, as the DS280DF810 is equalizing
a majority of the overall channel. This type of asymmetric placement is not a requirement, but when an
asymmetric placement is required due to the presence of a passive backplane or mid-plane, then this becomes
the recommended placement.
Figure 16. Backplane and Mid-Plane Application Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com