| Electronic Components Datasheet Search |
|
LP173WF1 Datasheet(PDF) 14 Page - LG Semicon Co.,Ltd. |
|
|
|||||||||||||||||||||||||||||
LP173WF1 Datasheet(HTML) 14 Page - LG Semicon Co.,Ltd. |
|
14 / 26 page ![]() Product Specification 14/ 26 LP173WF1 Liquid Crystal Display Ver. 1.0 Jan.18.2010 Note) 1. Do not insert the mating cable when system turn on. 2. Valid Data have to meet “3-3. LVDS Signal Timing Specifications” 3. LVDS, LED_EN and PWM need to pull-down condition on invalid status. 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of LVDS turn on. Table 6. POWER SEQUENCE TABLE LED Parameter Value Units Min. Typ. Max. T8 10 - - ms T9 0 - - ms T10 0 - - ms T11 10 - - ms T12 0.5 - - ms T13 0 - 5000 ms Logic Parameter Value Units Min. Typ. Max. T1 0.5 - 10 ms T2 0 - 50 ms T3 0 - 50 ms T4 400 - - ms T5 200 - - ms T6 200 - - ms T7 3 - 10 ms 3-7. Power Sequence T 7 Interface Signal, V i LVDS Power Supply Input VCC 90% 10% 10% 0V 90% T 1 T 2 T 3 T 4 T 5 T 6 0V Dimming control signal Of LED BL PWM 0V (Low) T 8 LED input Voltage VLED T 10 LED on/off control Signal LED_EN T 11 T 9 Valid Data 0V Valid Data 0V (Off) 90% 10% T 12 90% 3.0V 3.0V 10% T 13 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |