ADC3583 datasheet(13/75 Pages) TI

13 / 75 page

6.8 Timing Requirements (continued)

Typical values are over the operating free-air temperature range, at TA = 25°C, full temperature range is TMIN = –40°C to

TMAX = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and

–1-dBFS differential input, unless otherwise noted

PARAMETER

TEST CONDITIONS

MIN NOM

MAX

UNIT

Interface Timing: Serial LVDS Interface

tPD

Propagation delay: sampling clock

falling edge to DCLK rising edge

Delay between sampling clock falling edge to

DCLKIN falling edge < 2.5ns.

TDCLK = DCLK period

tCDCLK = Sampling clock falling edge to DCLKIN

falling edge

2 +

TDCLK

tCDCLK

3 +

TDCLK

tCDCLK

4 +

TDCLK

tCDCLK

Delay between sampling clock falling edge to

DCLKIN falling edge >= 2.5ns.

TDCLK = DCLK period

tCDCLK = Sampling clock falling edge to DCLKIN

falling edge

2 +

tCDCLK

3 +

tCDCLK

4 +

tCDCLK

tCD

DCLK rising edge to output data

delay,

2-wire SLVDS

Fout = 10 MSPS, DA/B0,1 = 90 MBPS

0.1

Fout = 25 MSPS, DA/B0,1 = 225 MBPS

0.1

Fout = 65 MSPS, DA/B0,1 = 585 MBPS

0.1

DCLK rising edge to output data

delay,

1-wire SLVDS

Fout = 10 MSPS, DA/B0 = 180 MBPS

0.1

0.2

Fout = 25 MSPS, DA/B0 = 450 MBPS

0.1

Fout = 55 MSPS, DA/B0 = 990 MBPS

-0.4

0.1

DCLK rising edge to output data

delay,

1/2-wire SLVDS

Fout = 5 MSPS, DA0 = 180 MBPS

0.1

Fout = 10 MSPS, DA0 = 360 MBPS

0.1

Fout = 25 MSPS, DA0 = 720 MBPS

0.1

tDV

Data valid, 2-wire SLVDS

Fout = 10 MSPS, DA/B0,1 = 90 MBPS

10.5

10.7

Fout = 25 MSPS, DA/B0,1 = 225 MBPS

4.0

4.1

Fout = 65 MSPS, DA/B0,1 = 585 MBPS

1.3

1.4

Data valid, 1-wire SLVDS

Fout = 10 MSPS, DA/B0 = 180 MBPS

4.7

4.8

Fout = 25 MSPS, DA/B0 = 450 MBPS

1.8

1.9

Fout = 55 MSPS, DA/B0 = 990 MBPS

0.5

0.6

Data valid, 1/2-wire SLVDS

Fout = 5 MSPS, DA0 = 180 MBPS

4.7

4.8

Fout = 10 MSPS, DA0 = 360 MBPS

2.4

2.5

Fout = 25 MSPS, DA0 = 900 MBPS

0.6

0.7

SERIAL PROGRAMMING INTERFACE (SCLK, SEN, SDIO) - Input

fCLK(SCLK)

Serial clock frequency

MHz

tSU(SEN)

SEN to rising edge of SCLK

tH(SEN)

SEN from rising edge of SCLK

tSU(SDIO)

SDIO to rising edge of SCLK

tH(SDIO)

SDIO from rising edge of SCLK

SERIAL PROGRAMMING INTERFACE (SDIO) - Output

t(OZD)

SDIO tri-state to driven

3.9

10.8

t(ODZ)

SDIO data to tri-state

3.4

t(OD)

SDIO valid from falling edge of SCLK

3.9

10.8

www.ti.com

ADC3583

SBAS873 – FEBRUARY 2021

Submit Document Feedback

Product Folder Links: ADC3583

ADC3583 Datasheet(PDF) 13 Page - Texas Instruments

ADC3583 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL