ADS9-V2EBZ datasheet(14/133 Pages) AD

14 / 133 page

ADRV9029

Data Sheet

Rev. 0 | Page 14 of 133

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

Spot Phase Noise

PLL bandwidth optimized to minimize

phase noise at offsets >200 kHz

100 kHz Offset

−91

dBc/Hz

1 MHz Offset

−120

dBc/Hz

10 MHz Offset

−143

dBc/Hz

REFERENCE CLOCK

(DEV_CLK± INPUT SIGNAL)

DEV_CLK+,

DEV_CLK−

Frequency Range

1000

MHz

Signal Level (Differential)

0.2

1.0

V p-p

AC-coupled, common-mode voltage

internally supplied; for optimal spurious

performance and to meet the specified PLL

performance parameters, use a 1 V p-p input

clock

SYSTEM REFERENCE INPUTS

SYSREF+,

SYSREF−

Logic Compliance

LVDS/LVPECL

Differential Input Voltage

400

800

1800

mV p-p

External 100 Ω differential termination

Input Common-Mode

Voltage

0.675

2.0

Input Resistance (Differential)

kΩ

Input Capacitance

(Differential)

AUXILIARY CONVERTERS

ADC

Resolution

Bits

Input Voltage

Minimum

0.05

Maximum

0.95

AUXDAC_0

Resolution

Bits

Output Voltage

Minimum

0.2

Maximum

VDDA_1P8 − 0.25

AUXDAC_1 To AUXDAC_7

Resolution

Bits

Output Voltage

Minimum

0.1

Maximum

VDDA_1P8 − 0.1

Drive Capability

DIGITAL SPECIFICATIONS

Table 3.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DIGITAL SPECIFICATIONS—

SINGLE-ENDED SIGNALS

Applies to the following pins:

GPIO_x, GPINTx, TXx_EN,

RXx_EN, ORX_CTRL_x, TEST_EN,

RESET, SPI_EN, SPI_CLK, SPI_DO,

and SPI_DIO

Logic Inputs

Input Voltage

High Level

VIF × 0.65

VIF + 0.18

Low Level

−0.30

VIF × 0.35

ADS9-V2EBZ Datasheet(PDF) 14 Page - Analog Devices

ADS9-V2EBZ Datasheet(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL