Electronic Components Datasheet Search
  English  ▼

X  

LTC4151 Datasheet(PDF) 22 Page - Analog Devices

Part # LTC4151
Description  High Power Negative Voltage Hot Swap Controller with Energy Monitor
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC4151 Datasheet(HTML) 22 Page - Analog Devices

Back Button LTC4151 Datasheet HTML 18Page - Analog Devices LTC4151 Datasheet HTML 19Page - Analog Devices LTC4151 Datasheet HTML 20Page - Analog Devices LTC4151 Datasheet HTML 21Page - Analog Devices LTC4151 Datasheet HTML 22Page - Analog Devices LTC4151 Datasheet HTML 23Page - Analog Devices LTC4151 Datasheet HTML 24Page - Analog Devices LTC4151 Datasheet HTML 25Page - Analog Devices LTC4151 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 82 page
background image
LTC4284
22
Rev. B
For more information www.analog.com
APPLICATIONS INFORMATION
During the power-on-reset delay of 1.3ms, the fault regis-
ters are cleared and the control registers are loaded with
the data held in the corresponding EEPROM registers.
The power-on-reset can be detected using the PORB bit
in register 0x0E, which will be cleared when INTVCC dips
below 3.8V. Set this bit to 1 in normal operating condi-
tions and keep monitoring this bit. A 0 from subsequent
reading indicates a power-on-reset has occurred.
Inrush Control
Inrush current control can be configured in two ways.
First, if the DVDT bit in CONTROL_1 register 0x0A is set
to 1, the inrush current is controlled in dV/dt mode by
an external capacitor connected between RAMP and VEE
(the RAMP capacitor, CR), as shown in Figure 6. In dV/dt
mode, the inrush current is limited by controlling a con-
stant output voltage ramp rate (dV/dt). During startup,
when the GATE voltage reaches the MOSFET threshold
voltage, RAMP outputs a fixed 2.5μA current to charge
CR while the inrush current charges load capacitor CL.
During dV/dt control the LTC4284 regulates the RAMP
to the attenuated load voltage between RTNS and DRNS
with an offset:
VRAMP = VRTNS – VDRNS + 0.18V
Figure 5. LTC4284 Turn-On Sequence in Parallel Mode
–48V
INPUT
UVLO AND UV CLEARED
128ms
GATE1
VIN – 1.8V
4284 F05
GATE2
CURRENT
PGIO1
PWRGD1#
READY
PWRGD2#
READY
INTERNAL
POWER
GOOD
INRUSH
(LATCHED)
LOAD1
LOAD1 + LOAD2
MOSFET
VDS
VIN – 1.8V
2.048V
PGIO2
PGIO3
FAULTY POWER GOOD INPUT
NORMAL POWER GOOD INPUT
256ms
512ms
256ms
Figure 6. dV/dt Inrush Control Using RAMP Capacitor
RS1
M2
RIN
CIN
M1
RS2
RRT
200k
1%
RRB
5.11k
1%
CL
CR
RDT
200k
1%
RDB
5.11k
1%
–48V
RTN
–48V
INPUT
VEE
SENSE1– SENSE1+
GATE1
SENSE2–
GATE2
VZ VIN
RTNS
LTC4284
SENSE2+
VEE
VEE
RAMP
VLOAD
VOUT
DRNS
+
–
4284 F06
VEE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com