Electronic Components Datasheet Search
  English  ▼

X  

SH7041A Datasheet(PDF) 156 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 156 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 152Page - Renesas Technology Corp SH7041A Datasheet HTML 153Page - Renesas Technology Corp SH7041A Datasheet HTML 154Page - Renesas Technology Corp SH7041A Datasheet HTML 155Page - Renesas Technology Corp SH7041A Datasheet HTML 156Page - Renesas Technology Corp SH7041A Datasheet HTML 157Page - Renesas Technology Corp SH7041A Datasheet HTML 158Page - Renesas Technology Corp SH7041A Datasheet HTML 159Page - Renesas Technology Corp SH7041A Datasheet HTML 160Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 923 page
background image
118
6.6.2
Handling DMAC Activating Sources but Not CPU Interrupt or DTC Activating
Sources
1. Select the DMAC as a source and set the DME bit to 1. CPU interrupt sources and DTC
activating sources are masked regardless of the interrupt priority level register settings or DTC
register settings.
2. Activating sources are applied to the DMAC when interrupts occur.
3. The DMAC clears activating sources at the time of data transfer.
6.6.3
Handling DTC Activating Sources but Not CPU Interrupt or DMAC Activating
Sources
1. Either do not select the DMAC as a source, or clear the DME bit to 0.
2. For DTC, set the corresponding DTE bits to 1 and clear the DISEL bits to 0.
3. Activating sources are applied to the DTC when interrupts occur.
4. When the DTC performs a data transfer, it clears the activating source. An interrupt request is
not sent to the CPU, because the DTE bit is maintained as a 1.
5. However, when the transfer counter value = 0 the DTE bit is cleared to 0 and an interrupt
request is sent to the CPU.
6. The CPU performs the necessary end processing in the interrupt processing routine.
6.6.4
Treating CPU Interrupt Sources but Not DTC or DMAC Activating Sources
1. Either do not select the DMAC as a source, or clear the DME bit to 0.
2. For DTC, clear the corresponding DTE bits to 0.
3. When interrupts occur, interrupt requests are sent to the CPU.
4. The CPU clears the interrupt source and performs the necessary processing in the interrupt
processing routine.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com