Electronic Components Datasheet Search
  English  ▼

X  

MSM7664 Datasheet(PDF) 49 Page - OKI electronic componets

Part # MSM7664
Description  NTSC/PAL Digital Video Decoder
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM7664 Datasheet(HTML) 49 Page - OKI electronic componets

Back Button MSM7664 Datasheet HTML 45Page - OKI electronic componets MSM7664 Datasheet HTML 46Page - OKI electronic componets MSM7664 Datasheet HTML 47Page - OKI electronic componets MSM7664 Datasheet HTML 48Page - OKI electronic componets MSM7664 Datasheet HTML 49Page - OKI electronic componets MSM7664 Datasheet HTML 50Page - OKI electronic componets MSM7664 Datasheet HTML 51Page - OKI electronic componets MSM7664 Datasheet HTML 52Page - OKI electronic componets MSM7664 Datasheet HTML 53Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 76 page
background image
¡ Semiconductor
MSM7664
49/76
PEDL7664-01
OMR[7]
HSYNC output timing select *0: HSYNC output signal is detected near sync
threshold and sync tip.
1: HSYNC output signal is detected at sync
threshold setting position.
Note:
When the HSYNC output signal is detected at sync threshold setting position, it is
hardly affected by noise.
OMR[6]
VSYNC output timing select *0: VSYNC_L is synchronized to HSYNC_L and
then output
1: VSYNC_L is output when a VSYNC input
signal is detected.
Note:
When a non-standard signal is decoded, the output is stabilized after the VSYNC_L
input signal is detected (setting 1).
OMR[5:3]
Undefined
Set to 0
OMR[2]
Hi-Z output in SLEEP mode
*0: Active
1: Hi-Z
Note:
This register selects either normal or Hi-Z as the output pin status in SLEEP mode.
OMR[1]
Status2 output mode
*0: NTSC/PAL identification
1: HLOCK sync detection
OMR[0]
Status3 output mode
*0: TV/VCR identification
1: CSYNC
Note:
OMR[1:0] correspond to the STATUS[2:3] output of output pins.
Register Name
Default
Recommended Value
OMR[7] OMR[6] OMR[5] OMR[4] OMR[3] OMR[2] OMR[1] OMR[0]
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
Default
Recommended Value
OPCC[7] OPCC[6] OPCC[5] OPCC[4] OPCC[3] OPCC[2] OPCC[1] OPCC[0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Output phase control for data C (OPCC)
Write only
<address: $0F>
OPCC[7]
Undefined
Set to 0
OPCC[6]
Anti-noise circuit
*0: OFF
1: ON
Note:
The stability is increased when this setting is made ON at the time of decoding signals
under weak electric fields.
OPCC[5:2]
Undefined
Set to 0
OPCC[1:0]
Output phase control for data C
*00: normal
01: forward l clock
10: backward 2 clock
11: backward l clock
Note:
The output phase of data C is controlled.
Optional Mode Register (OMR)
Write only
<address: $10>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com