Electronic Components Datasheet Search
  English  ▼

X  

MSM7664 Datasheet(PDF) 7 Page - OKI electronic componets

Part # MSM7664
Description  NTSC/PAL Digital Video Decoder
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM7664 Datasheet(HTML) 7 Page - OKI electronic componets

Back Button MSM7664 Datasheet HTML 3Page - OKI electronic componets MSM7664 Datasheet HTML 4Page - OKI electronic componets MSM7664 Datasheet HTML 5Page - OKI electronic componets MSM7664 Datasheet HTML 6Page - OKI electronic componets MSM7664 Datasheet HTML 7Page - OKI electronic componets MSM7664 Datasheet HTML 8Page - OKI electronic componets MSM7664 Datasheet HTML 9Page - OKI electronic componets MSM7664 Datasheet HTML 10Page - OKI electronic componets MSM7664 Datasheet HTML 11Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 76 page
background image
¡ Semiconductor
MSM7664
7/76
PEDL7664-01
PIN DESCRIPTIONS (continued)
Pin
Symbol
Type
Description
53 to 60
Y[7] to Y[0]
O
Data output
Y[7]: MSB, Y[0]: LSB
During ITU-RBT.656 output mode: YCbCr 8-bit data output
During 8-bit (YCbCr) output mode: YCbCr 8-bit data output
During 16-bit (YCbCr) output mode: Y 8-bit data output
During 24-bit RGB output mode: G 8-bit data output
Output mode is set by pin 27 or 28, or register MRA [7:6].
61
DVDD
—
Digital power supply
62
DGND
—
Digital ground
63 to 70
C[7] to C[0]
O
Data output
C[7]: MSB, C[0]: LSB
During ITU-RBT.656 output mode: Hi-Z
During 8-bit (YCbCr) output mode: Hi-Z
During 16-bit (YCbCr) output mode: CbCr 8-bit data output
During 24-bit RGB output mode: R 8-bit data output
Output mode is set by pin 27 or 28, or register MRA [7:6].
71
ODD/EVEN
O
Field display output
If field is odd, "H" is output.
72
HVALID
O
Horizontal valid pixel timing output pin
If section is valid, "H" is output.
73
VVALID
O
Vertical valid line timing output pin
If section is valid, "H" is output.
74
VSYNC_L
O
Vertical sync signal (V sync) output pin
75
HSYNC_L
O
Horizontal sync signal (H sync) output pin
76
CLKXO
O
Pixel clock output
During double-speed input mode (pin 42 = 0): One half of system clock
frequency is output.
During normal input mode (pin 42 = 1): The same frequency as system
clock frequency is output.
77
CLKX2O
O
System clock output
System clock input is directly output.
78
DGND
—
Digital ground
79
DVDD
—
Digital power supply
80
CLKX2
I
System clock input (selected by operation mode)
NTSC ITU-RBT.601
NTSC Square Pixel
NTSC 4fsc
PAL ITU-RBT.601
PAL Square Pixel
Normal input mode
13.5 MHz
12.272727 MHz
14.31818 MHz
13.5 MHz
14.75 MHz
Double-speed input mode
27 MHz
24.545454 MHz
28.63636 MHz
27 MHz
29.5 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com