Electronic Components Datasheet Search
  English  ▼

X  

MSM7664 Datasheet(PDF) 8 Page - OKI electronic componets

Part # MSM7664
Description  NTSC/PAL Digital Video Decoder
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM7664 Datasheet(HTML) 8 Page - OKI electronic componets

Back Button MSM7664 Datasheet HTML 4Page - OKI electronic componets MSM7664 Datasheet HTML 5Page - OKI electronic componets MSM7664 Datasheet HTML 6Page - OKI electronic componets MSM7664 Datasheet HTML 7Page - OKI electronic componets MSM7664 Datasheet HTML 8Page - OKI electronic componets MSM7664 Datasheet HTML 9Page - OKI electronic componets MSM7664 Datasheet HTML 10Page - OKI electronic componets MSM7664 Datasheet HTML 11Page - OKI electronic componets MSM7664 Datasheet HTML 12Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 76 page
background image
¡ Semiconductor
MSM7664
8/76
PEDL7664-01
PIN DESCRIPTIONS (continued)
Pin
Symbol
Type
Description
82
STATUS[2]
O
Status signal output
Selected by internal register OMR[1]
OMR[1]: 0
OMR[1]: 1
83
STATUS[1]
O
VBI interval multiplex signal detection output
0: non-detection, 1: detection
84
M[7]
O
Field memory control signal; RE output
85
M[6]
O
Field memory control signal; WE output
86
M[5]
O
Field memory control signal; RSTR output
87
M[4]
O
Field memory control signal; RSTW output
88
M[3]
O
Test output pin, normally "L" output
89
M[2]
I
I2C-bus slave address select
0: 1000001X
1: 1000011X (no internal pull-up or pull-down resistor)
90
M[1]
I
Pin for setting by either external pin or internal register in order to select
analog unit gain value (MGC) and video signal input pin.
(no internal pull-up or pull-down resistor)
0: external pin mode
Gain value setting: pins 94 to 96 (GAINS[2:0]) are used
Input pin setting: pins 97 to 99 (INS[2:0]) are used
1: register mode
Gain value setting: register ADC2[6:4]
Input pin setting: register ADC1[2:0]
Internal register setting is invalid when external pin mode is set.
91
M[0]
I
Selection of external field memory control signal output
If field memory is not used, set M[0] to 0.
0: M[7:4] outputs are invalid
1: M[7:4] outputs are valid
92
DGND
—
Digital ground
93
DVDD
—
Digital power supply
NTSC-PAL recognition (default)
0: NTSC, 1: PAL
HLOCK sync detection output
0: non-detection, 1: detection
81
STATUS[3]
O
Status signal output
Selected by internal register OMR[0]
OMR[0]: 0
OMR[0]: 1
FIFO overflow detection (default)
0: non-detection, 1: detection
CSYNC output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com