| Electronic Components Datasheet Search |
|
AS5013 Datasheet(PDF) 24 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS5013 Datasheet(HTML) 24 Page - ams AG |
|
24 / 50 page ![]() Page 24 ams Datasheet Document Feedback [v2-00] 2021-Apr-19 AS5013 − I²C Registers Figure 23: Control Register 1 (0Fh) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Idle Time base bit[2] Time base bit[1] Time base bit[0] INT_ disable INT_ function Soft_rst Data_ valid R/W R/W R/W R/W R/W R/W R/W R Reset value: 1111 0000 Bit Bit Description 7 0= Low Power Mode The measurements are triggered with an internal low power oscillator – the user can select between 8 different timings by setting the low power timebase (Control Register 1 [6:4]) 1=Idle Mode (default) A new measurement cycle is started after the I²C ACK bit following the read out of the Y_res_int register 11h. The readout rate and thus the power consumption is externally controlled by the host MCU. 6:4 Configure the time base of the automatic wakeup in Low Power Mode (see Figure 24). 3 0=Interrupt output INTn is enabled (default) 1=Interrupt output INTn is disabled and is fixed to Hi-Z 2 0=Interrupt output INTn is active ‘0’ after each measurement (default): - Automatically triggered in Low Power mode, depending on the time base chosen - 450μs after Y readout in Idle mode The interrupt is cleared by the I²C ACK bit after reading the Y_res_int 11h. In block read mode, the several other bytes could be transferred before the interrupt is cleared. 1=Interrupt output INTn is active ‘0’ when the movement of the magnet exceeds the Dead Zone area. (see Figure 25). The Dead Zone area is set by registers Xp (Reg 12h), Xn (Reg 13h), Yp (Reg 14h), Yn (Reg 15h). The interrupt is cleared by the I²C ACK bit after reading the Y_res_int register 11h, and will be active ‘0’ at the next measurement if the magnet is still in the Detection Area. In block read mode, several other bytes could be transferred before the interrupt is cleared when the Y_res_ int register is read. It is recommended to use this mode with the Low Power mode (Idle = 0), in order to wake up automatically a system when the magnet has been moved away from the center. The polling time is set by the Low Power time base bit [6:4]. 1 0=Normal mode (default) 1=Reset mode. All the internal registers are loaded with their reset value. The Control Register 1 is loaded as well with the value 1111 0000, then the Soft_rst bit goes back to 0 (Normal mode) once the internal reset sequence is finished. I²C Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |