Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC53508 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # DAC53508
Description  DACx3508 Octal, 10-Bit or 8-Bit, SPI Interface, Buffered Voltage Output DACs in Tiny 3 횞 3 WQFN Package
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC53508 Datasheet(HTML) 7 Page - Texas Instruments

Back Button DAC53508 Datasheet HTML 3Page - Texas Instruments DAC53508 Datasheet HTML 4Page - Texas Instruments DAC53508 Datasheet HTML 5Page - Texas Instruments DAC53508 Datasheet HTML 6Page - Texas Instruments DAC53508 Datasheet HTML 7Page - Texas Instruments DAC53508 Datasheet HTML 8Page - Texas Instruments DAC53508 Datasheet HTML 9Page - Texas Instruments DAC53508 Datasheet HTML 10Page - Texas Instruments DAC53508 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 38 page
background image
7.6 Timing Requirements: SPI
All inputs signals are specified with tR = tF = 1 V/ns (10% to 90% of VDD) and timed from a voltage level of VDD/2,
1.8 V ≤ VDD ≤ 5.5 V and –40°C ≤ TA ≤ +125°C
MIN
NOM
MAX
UNIT
f(SCLK)
Serial clock frequency, 1.7 V ≤ VDD < 2.7 V
25
MHz
Serial clock frequency, 2.7 V ≤ VDD ≤ 5.5 V
50
tSCLKHIGH
SCLK high time, 1.7 V ≤ VDD < 2.7 V
20
ns
SCLK high time, 2.7 V ≤ VDD ≤ 5.5 V
10
tSCLKLOW
SCLK low time, 1.7 V ≤ VDD < 2.7 V
20
ns
SCLK low time, 2.7 V ≤ VDD ≤ 5.5 V
10
tSDIS
SDI setup time, 1.7 V ≤ VDD < 2.7 V
16
ns
SDI setup time, 2.7 V ≤ VDD ≤ 5.5 V
8
tSDIH
SDI hold time, 1.7 V ≤ VDD < 2.7 V
10
ns
SDI hold time, 2.7 V ≤ VDD ≤ 5.5 V
5
tCSS
SYNC to SCLK falling edge setup time, 1.7 V ≤ VDD < 2.7 V
36
ns
SYNC to SCLK falling edge setup time, 2.7 V ≤ VDD ≤ 5.5 V
18
tCSH
SCLK falling edge to SYNC rising edge, 1.7 V ≤ VDD < 2.7 V
10
ns
SCLK falling edge to SYNC rising edge, 2.7 V ≤ VDD ≤ 5.5 V
5
tCSHIGH
SYNC high time, 1.7 V ≤ VDD < 2.7 V
50
ns
SYNC high time, 2.7 V ≤ VDD ≤ 5.5 V
25
7.7 Timing Requirements: Logic
all input signals are timed from VIL to 70% of VDD, 1.8 V ≤ VDD ≤ 5.5 V, 1.8 V ≤ VREFIN ≤ VDD, –40°C ≤ TA ≤ +125°C,
Vpullup = VDD for 1.8 V ≤ VDD ≤ 2.7 V, Vpullup = 2.7 V or VDD for 2.7 V ≤ VDD ≤ 5.5 V
MIN
NOM
MAX
UNIT
tCS2LDAC
SYNC rise edge to LDAC fall edge, 1.7 V ≤ VDD < 2.7 V
100
ns
SYNC rise edge to LDAC fall edge, 2.7 V ≤ VDD ≤ 5.5 V
50
tLDACW
LDAC low time, 1.7 V ≤ VDD < 2.7 V
60
ns
LDAC low time, 2.7 V ≤ VDD ≤ 5.5 V
30
tCLRW
CLR low time, 1.7 V ≤ VDD < 2.7 V
60
ns
CLR low time, 2.7 V ≤ VDD ≤ 5.5 V
30
7.8 Timing Diagrams
t
CSS
t
SDIS
t
SDIH
SYNC
SDIN
t
CSHIGH
Bit 23
t
SCLKLOW
Bit 1
Bit 0
t
CSH
SCLK
t
SCLKHIGH
t
CS2LDAC
t
LDACW
LDAC
Figure 7-1. Serial Interface Timing Diagram
www.ti.com
DAC53508, DAC43508
SLASF08 – DECEMBER 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: DAC53508 DAC43508



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com