| Electronic Components Datasheet Search |
|
DLPC4430 Datasheet(PDF) 14 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC4430 Datasheet(HTML) 14 Page - Texas Instruments |
|
14 / 49 page ![]() 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)(1) MIN MAX UNIT ELECTRICAL Supply Voltage(2) VDD11 (Core) –0.30 1.60 V VDD18 (LVDS I/O and Internal DRAM) –0.30 2.50 VDD33 (I/O) –0.30 3.90 VDD_PLLD ( DMD clock generator - Digital) -0.30 1.60 VDD_PLLM1 ( Master - LS clock generator - Digital) -0.30 1.60 VDD_PLLM2 ( Master - HS clock generator - Digital) -0.30 1.60 VDD_PLLD (1.8V DMD clock generator - Analog) -0.30 2.50 VDD_PLLM1 (1.8V Master - LS clock generator - Analog) -0.30 2.50 VDD_PLLM2 (1.8V Master - HS clock generator - Analog) -0.30 2.50 VDD_PLLS ( Video 2X - Analog) -0.50 1.40 VI Input Voltage(3) USB -1.0 5.25 V OSC -0.3 VDD33 + 0.3 3.3V LVTTL -0.3 3.6 3.3V I2C -0.5 3.8 VO Output Voltage USB -1.0 5.25 V OSC -0.3 2.2 3.3V LVTTL -0.3 3.6 3.3V I2C -0.5 3.8 ENVIRONMENTAL TJ Operating Junction temperature 0 111 °C Tstg Storage temperature range –40 125 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values are with respect to GROUND. (3) Applies to external input and bidirectional buffers. 6.2 ESD Ratings VALUE UNIT V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) ± 1000 V Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) +500/-300 (1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. (2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. DLPC4430 DLPS223 – DECEMBER 2021 www.ti.com 14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: DLPC4430 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |