MAX11901 datasheet(7/29 Pages) MAXIM

7 / 29 page

(fSAMPLE = 1.6Msps, VAVDD = 1.8V, VDVDD = 1.8V, VOVDD = 1.5V to 3.6V, VREFVDD = 3.6V, VREF = 3.3V, Internal Ref Buffers On,

TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)

Note 2: Limits are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design

and device characterization.

Note 3: See the Analog Inputs section.

Note 4: See the Definitions section at the end of the data sheet.

Note 5: See the Definitions section at the end of the data sheet. Error contribution from the external reference not included.

Note 6: Parameter is guaranteed by design.

Note 7: Defined as the change in positive full-scale code transition caused by a ±5% variation in the supply voltage.

Note 8: Sine wave input, fIN = 10kHz, AIN = -0.5dB below full scale.

Note 9: CLOAD = 10pF on DOUT. fCONV = 1.6Msps. All data is read out.

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

TIMING

DIN to SCLK Rising Edge

Setup

DIN to SCLK Rising Edge Hold

DOUT End-Of-Conversion

Low Time

DOUT to SCLK Rising

Edge Hold

2.5

DOUT to SCLK Rising

Edge Setup

100MHz SCLK

SCLK High

4.5

SCLK Period

SCLK Low

4.5

CNVST Rising Edge To SCLK

Rising Edge

SCLK Rising Edge to CNVST

Rising Edge

t10

CNVST High

t11

CNVST High to EOC

t12

525

Conversion Period

t13

625

www.maximintegrated.com

Maxim Integrated │ 7

MAX11901

16-Bit, 1.6Msps, Low-Power,

Fully Differential SAR ADC

Electrical Characteristics (continued)

MAX11901 Datasheet(PDF) 7 Page - Maxim Integrated Products

MAX11901 Datasheet(HTML) 7 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL