Electronic Components Datasheet Search
  English  ▼

X  

ESD752 Datasheet(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
Part # ESD752
Description  ESD752 and ESD762 24-V, 2-Channel, ESD Protection With 5.7 A of 8/20 μs Surge Protection in a SOT-23 and SOT-323 / SC-70 Package
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ESD752 Datasheet(HTML) 5 Page - Texas Instruments

  ESD752 Datasheet HTML 1Page - Texas Instruments ESD752 Datasheet HTML 2Page - Texas Instruments ESD752 Datasheet HTML 3Page - Texas Instruments ESD752 Datasheet HTML 4Page - Texas Instruments ESD752 Datasheet HTML 5Page - Texas Instruments ESD752 Datasheet HTML 6Page - Texas Instruments ESD752 Datasheet HTML 7Page - Texas Instruments ESD752 Datasheet HTML 8Page - Texas Instruments ESD752 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 25 page
background image
6.5 Thermal Information (continued)
THERMAL METRIC(1)
ESD752
ESD762
UNIT
DBZ (SOT-23)
DCK (SOT-323 / SC-70)
DBZ (SOT-23)
3 PINS
3 PINS
3 PINS
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
N/A
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.6 Electrical Characteristics
over TA = 25°C (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
DEVICE
MIN
TYP
MAX UNIT
VRWM
Reverse stand-off voltage
–24
24
V
VBRF
Forward breakdown voltage(2)
IIO = 10 mA, IO to GND
25.5
35.5
V
VBRR
Reverse breakdown voltage(2)
IIO = –10 mA, IO to GND
–35.5
–25.5
V
VCLAMP Clamping voltage(3)
IPP = 5.7 A, tp = 8/20 µs, IO to GND
ESD752
37
V
IPP = 2.5 A, tp = 8/20 µs, from IO to GND
ESD762
36
V
VCLAMP Clamping voltage(4)
IPP = 16 A, TLP, IO to GND or GND to IO
ESD752
35
V
ESD762
38
V
VHold
Holding voltage after snapback(5) TLP
ESD752
30
V
ESD762
30
V
ILEAK
Leakage current
VIO = ±24 V, IO to GND
-50
5
50
nA
RDYN
Dynamic resistance(4)
IO to GND and GND to IO
ESD752
0.35
Ω
ESD762
0.57
Ω
CL
Line capacitance(6)
VIO = 0 V, f = 1 MHz, Vpp = 30 mV
ESD752
3
5
pF
ESD762
1.7
2.8
pF
(1)
Measurements made on each IO channel.
(2)
VBRF and VBRR are defined as the voltage when +/- 10 mA is applied in the positive or negative direction respectively, before the device
latches into the snapback state.
(3)
Device stressed with 8/20 μs exponential decay waveform according to IEC 61000-4-5.
(4)
Non-repetitive current pulse, Transmission Line Pulse (TLP); square pulse; ANSI / ESD STM5.5.1-2008
(5)
VHOLD is defined as the lowest voltage on the TLP plot once the trigger threshold is reached and the device snapbacks and begins
clamping the voltage.
(6)
Measured from IO to GND on each channel.
www.ti.com
ESD752, ESD762
SLVSGX0B – MAY 2022 – REVISED NOVEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: ESD752 ESD762



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com