LPC55S69JBD64 datasheet(91/140 Pages) NXP

91 / 140 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.4 — 8 December 2022

91 of 138

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

[1] Guaranteed by design. Not tested in production.

[2] Parameters are valid over operating temperature range unless otherwise specified. See the I2C-bus specification UM10204 for details.

[3] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to

bridge the undefined region of the falling edge of SCL.

[5] Cb = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

[6] The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at

250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines

without exceeding the maximum specified tf.

[7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should

allow for this when considering bus timing.

[8] The maximum tHD;DAT could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than the maximum of tVD;DAT or

tVD;ACK by a transition time. This maximum must only be met if the device does not stretch the LOW period (tLOW) of the SCL signal. If

the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

[9] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the

acknowledge.

[10] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement tSU;DAT = 250 ns must then be met.

This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the

LOW period of the SCL signal, it must output the next data bit to the SDA line tr(max) + tSU;DAT = 1000 + 250 = 1250 ns (according to the

Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.

fall time

[4][5][6][7] of both SDA and SCL signals

Standard-mode

300

Fast-mode

20 + 0.1  Cb

300

Fast-mode Plus

120

tLOW

LOW period of the SCL clock

Standard-mode

4.7



Fast-mode

1.3



Fast-mode Plus

0.5



tHIGH

HIGH period of the SCL clock

Standard-mode

4.0



Fast-mode

0.6



Fast-mode Plus

0.26



tHD;DAT

data hold time

[3][4][8]

Standard-mode



Fast-mode



Fast-mode Plus



tSU;DAT

data set-up time

[9][10]

Standard-mode

250

Fast-mode

100

Fast-mode Plus

Table 34. Dynamic characteristic: I2C-bus pins[1]

Tamb = 40 C to +105 C; 1.8 V  VBAT_DCDC  3.6 V.[2]

Symbol Parameter

Conditions

Min

Max

Unit

LPC55S69JBD64 Datasheet(PDF) 91 Page - NXP Semiconductors

LPC55S69JBD64 Datasheet(HTML) 91 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL