| Electronic Components Datasheet Search |
|
NORAB100 Datasheet(PDF) 21 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
NORAB100 Datasheet(HTML) 21 Page - List of Unclassifed Manufacturers |
|
21 / 46 page ![]() NORA-B1 series - Data sheet UBX-20027119 - R10 Interfaces Page 21 of 46 C1 – Public For information about the electrical specifications of the various analog comparator options, see also Analog comparators. For a summary of the analog pin options, see also Table 5. Since the run current of the low power comparator is very low, it can be used in the module sleep mode as an analog trigger to wake up the CPU. See also Power modes. 2.8.4 Analog pin options Table 5 shows the supported connections of the analog functions. ☞ An analog pin may not be simultaneously connected to multiple functions. Table 5: Possible uses of the analog pins 2.9 Debug 2.9.1 Multi-drop Serial Wire Debug (SWD) NORA-B1 series modules provide ARM Multi-drop SWD technology for flashing and debugging. Each core shares an external connection to one set SWD signals — SWDIO and SWDCLK. The cores are then addressed individually. Additionally, NORA-B1 can be connected over the same SWD interface to other CPUs that support Multi-drop SWD. 2.9.2 Parallel trace The application core within NORA-B1 series modules supports parallel trace output. This facilitates output from the Embedded Trace Macrocell (ETM) and Instrumentation Trace Macrocell (ITM) embedded in the Arm Cortex-M33 core integrated in NORA-B1. The ETM trace data allows a user to record exactly how the application processes the CPU instructions in real time. The parallel trace interface uses one clock signal and four data signals respectively: TRACE_CLK, TRACE_D0, TRACE_D1, TRACE_D2 and TRACE_D3. For information about the shared assignments of the GPIO pins, see the pin assignments Table 6. Symbol Analog function Can be connected to ADCP ADC single-ended or differential positive input Any analog pin or VDD ADCN ADC differential negative input Any analog pin or VDD VIN+ Comparator input Any analog pin VREF Comparator single-ended mode reference ladder input Any analog pin, VDD, 1.2 V, 1.8V or 2.4 V VIN- Comparator differential mode negative input Any analog pin LP_VIN+ Low-power comparator IN+ Any analog pin LP_VIN- Low-power comparator IN- P0.04/AIN0 or P0.05/AIN1, 1/16 to 15/16 VDD in steps of 1/16 VDD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |