89TSF552 datasheet(3/39 Pages) RENESAS

3 / 39 page

3 of 38

June 17, 2005

IDT 89TSF552

*Notice: The information in this document is subject to change without notice

Signal Name

I/O Type

Dir.

Freq.

Remarks

SD[2:0]_REFCLKN

(pins A25, Y39, AW26)

Serdes diff clock

250MHz

Reference clocks for both Rx and Tx.

The reference clock (SD[n]_REFCLKN and

SD[n]_REFCLKP) must be synchronous to twice the sys-

tem clock (SYS_CLK) input.

If an entire SerDes group is not used, the reference clock

pins for that group should be pulled down to VSS using a

300

Ω to 1kΩ resistor.

SD[2:0]_REFCLKP

(pins A26, AA39, AW25)

Serdes diff clock

250MHz

SD[2:0]_REF_RES

(pins D26, AA36, AT25)

Serdes Bidi

—

Reference resistor pins used to generate bias currents for

both Rx and Tx.

To ensure proper biasing, connect each of these to VSS

through a 3.09 k

Ω 1% resistor.

If an entire SerDes group is not used, the reference resistor

pins for that group should be connected to VDD_SD (1.8V).

VDD_SD[2:0]_PLL

(pins J23, Y31, AL24)

VAA18

—

SerDes common VDD = 1.8V. These are PLL analog

power inputs and should be well filtered.

VSS_SD[2:0]_PLL

(pins K22, W31, AL23)

VSS

—

SerDes PLL ground

VDD_REFCLK[2:0]

(pins J24, AA31, AK22)

VAA33

—

SerDes common VDD = 3.3V

RXN[23:0]

Serdes diff input

—

SerDes Rx differential pairs.

A link should be left open (n.c.) if it is not used

RXP[23:0]

Serdes diff input

—

TXN[23:0]

Serdes diff output

—

SerDes Tx differential pairs.

A link should be left open (n.c.) if it is not used

TXP[23:0]

Serdes diff output

O—

VDD_SD

VAA18

—

SerDes VDD (1.8V)

VDD_TX

VAA25

—

SerDes VDD (2.5V)

VSS

—

Serdes ground included in Table 8 (89TSF552 Misc.

Pins)

Table 2 89TSF552 SerDes Pins

Signal Name

Type

Dir.

Freq.

Remarks

ZBUS_AVALID_N (pin AR11)3.3V LVTTL

33MHz

33K

Ω internal pullup

ZBUS_CLK (pin AW7)

3.3V LVTTL

33MHz

N/A

ZBUS_AD[15:0]

3.3V LVTTL

33MHz

33K

Ω internal pullup

ZBUS_DEVID[4:0]

3.3V LVTTL

—

33K

Ω internal pullup

ZBUS_DVALID_N (pin AV10)

3.3V LVTTL

33MHz

33K

Ω internal pullup

ZBUS_INT_N[2:0]

(pins AW11, AV11, AU11)

3.3V LVTTL

—

33K

Ω internal pullup

ZBUS_PRTY (pin AV9)

3.3V LVTTL

33MHz

33K

Ω internal pullup

Table 3 89TSF552 ZBus Pins

89TSF552 Datasheet(PDF) 3 Page - Renesas Technology Corp

89TSF552 Datasheet(HTML) 3 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL