CS5920 datasheet(30/160 Pages) AMCC

30 / 160 page

S5920 – PCI Product

Revision 1.01 – November 28, 2005

AMCC Confidential and Proprietary

DS1596

Data Book

Table 13. PCI Bus System Signals

Signal

Type

Description

PCLK

PCI Clock. The rising edge of this signal is the reference upon which all other signals are based except for

RST# and INTA#. The maximum PCLK frequency for the S5920 is 33 MHz and the minimum is DC (0 Hz).

RST#

Reset brings the S5920 to a known state:

- All PCI bus output signals tri-stated.

- All open drain signals (i.e., SERR#) floated.

- All registers set to their factory defaults.

- Pass-Thru is returned to an idle state.

- All FIFOs emptied.

Table 14. PCI Bus Data Transfer Control Signals

Signal

Type

Description

FRAME#

Frame. This signal is driven by the current bus master to indicate the beginning and duration of a bus

transaction. When FRAME# is first asserted, it indicates a bus transaction is beginning with a valid

addresses and bus command present on AD[31:0] and C/BE[3:0]. Data transfers continue while

FRAME# is asserted. FRAME# de-assertion indicates the transaction is in a final data phase or has

completed.

IRDY#

Initiator Ready. This signal is always driven by the bus master to indicate its ability to complete the cur-

rent data phase. During write transactions, it indicates AD[31:0] contains valid data.

TRDY#

s/t/s

Target Ready. This signal is driven by the selected target to indicate the target is able to complete the

current data phase. During read transactions, it indicates AD[31:0] contains valid data. Wait states

occur until both TRDY# and IRDY# are asserted together.

STOP#

s/t/s

Stop. The Stop signal is driven by a selected target and conveys a request to the bus master to stop

the current transaction.

LOCK#

Lock. The lock signal provides for the exclusive use of a resource. The S5920 may be locked by one

master at a time.

IDSEL

Initialization Device Select. This pin is used as a chip select during configuration read or write transac-

tions.

DEVSEL#

s/t/s

Device Select. This signal is driven by a target decoding and recognizing its bus address. This signal

informs a bus master whether an agent has decoded a current bus cycle.

INTA#

o/d

Interrupt A. This signal is defined as optional and level sensitive. Driving it low will interrupt to the host.

The INTA# interrupt is to be used for any single function device requiring an interrupt capability.

Table 15. PCI Bus Error Reporting Signals

Signal

Type

Description

PERR#

s/t/s

Parity Error. Only for reporting data parity errors for all bus transactions except for Special Cycles. It is

driven by the agent receiving data two clock cycles after the parity was detected as an error. This signal is

driven inactive (high) for one clock cycle prior to returning to the tri-state condition.

SERR#

o/d

System Error. Used to report address and data parity errors on Special Cycle commands and any other

error condition having a catastrophic system impact. Special Cycle commands are not supported by the

S5920.

CS5920 Datasheet(PDF) 30 Page - Applied Micro Circuits Corporation

CS5920 Datasheet(HTML) 30 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL