| Electronic Components Datasheet Search |
|
CS5920 Datasheet(PDF) 49 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
CS5920 Datasheet(HTML) 49 Page - Applied Micro Circuits Corporation |
|
49 / 160 page ![]() S5920 – PCI Product Revision 1.01 – November 28, 2005 AMCC Confidential and Proprietary DS1596 49 Data Book CACHE LINE SIZE REGISTER (CALN) The cache line configuration register is used by bus masters implementing memory write and invalidate commands. The register defines the cache line size in double word (64-bit) increments. The S5920 is a target device not requiring cache. The register is hardwired to 0. Figure 13. Cache Line Size Register Register Name: Cache Line Size Address Offset: 0Ch Power-up value: 00h, hardwired Boot-load: not used Attribute: Read Only Size: 8 bits 00h 0 7 Cache Line Size (RO) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |