ADM1063ASU datasheet(28/36 Pages) AD

28 / 36 page

ADM1063

Rev. 0 | Page 28 of 36

The device also has several identification registers (read-only),

which can be read across the SMBus. Table 11 lists these registers

with their values and functions.

Table 11. Identification Register Values and Functions

Name

Address

Value

Function

MANID

0xF4

0x41

Manufacturer ID for Analog

Devices

REVID

0xF5

0x02

Silicon revision

MARK1

0xF6

0x00

Software brand

MARK2

0xF7

0x00

Software brand

General SMBus Timing

Figure 39 to Figure 41 are timing diagrams for general read and

write operations using the SMBus. The SMBus specification

defines specific conditions for different types of read and write

operations, which are discussed in the Write Operations and

Read Operations sections.

The general SMBus protocol operates as follows:

The master initiates data transfer by establishing a start

condition, defined as a high-to-low transition on the serial

data-line SDA while the serial clock-line SCL remains high.

This indicates that a data stream follows. All slave peripherals

connected to the serial bus respond to the start condition

and shift in the next eight bits, consisting of a 7-bit slave

address (MSB first) plus an R/W bit. This bit determines

the direction of the data transfer, that is, whether data is

written to or read from the slave device (0 = write, 1 = read).

The peripheral whose address corresponds to the trans-

mitted address responds by pulling the data line low during

the low period before the ninth clock pulse, known as the

acknowledge bit, and holding it low during the high period

of this clock pulse.

All other devices on the bus remain idle while the selected

device waits for data to be read from or written to it. If the

R/W bit is a 0, the master writes to the slave device. If the

R/W bit is a 1, the master reads from the slave device.

Data is sent over the serial bus in sequences of nine clock

pulses—eight bits of data followed by an acknowledge bit

from the slave device. Data transitions on the data line

must occur during the low period of the clock signal and

remain stable during the high period, because a low-to-

high transition when the clock is high might be interpreted

as a stop signal. If the operation is a write operation, the

first data byte after the slave address is a command byte.

This tells the slave device what to expect next. It might be

an instruction telling the slave device to expect a block

write, or it might simply be a register address that tells the

slave where subsequent data is to be written. Because data

can flow in only one direction, as defined by the R/W bit,

sending a command to a slave device during a read operation

is not possible. Before a read operation, it might be necessary

to perform a write operation to tell the slave what sort of read

operation to expect and/or from which address to read data.

When all data bytes have been read or written, stop condi-

tions are established. In write mode, the master pulls the

data line high during the 10th clock pulse to assert a stop

condition. In read mode, the master device releases the

SDA line during the low period before the ninth clock

pulse, but the slave device does not pull it low. This is

known as a no acknowledge. The master then takes the

data line low during the low period before the 10th clock

pulse, then high during the 10th clock pulse to assert a

stop condition.

START BY

MASTER

ACK. BY

SLAVE

ACK. BY

SLAVE

ACK. BY

SLAVE

ACK. BY

SLAVE

FRAME 2

COMMAND CODE

FRAME 1

SLAVE ADDRESS

FRAME N

DATA BYTE

FRAME 3

DATA BYTE

SCL

SDA

R/W

STOP

MASTER

SCL

(CONTINUED)

SDA

(CONTINUED)

Figure 39. General SMBus Write Timing Diagram

ADM1063ASU Datasheet(PDF) 28 Page - Analog Devices

ADM1063ASU Datasheet(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL