ADP3196 datasheet(17/20 Pages) AD

17 / 20 page

ADP3196

Rev. 0 | Page 17 of 20

LAYOUT AND COMPONENT PLACEMENT

The following guidelines are recommended for optimal

performance of a switching regulator in a PC system.

General Recommendations

For good results, a PCB with at least four layers is recommended.

This provides the needed versatility for control circuitry

interconnections with optimal placement, power planes for

ground, input and output power, and wide interconnection

traces in the remainder of the power delivery current paths.

Keep in mind that each square unit of 1-ounce copper trace

has a resistance of ~0.53 mΩ at room temperature.

Whenever high currents must be routed between PCB layers,

use vias liberally to create several parallel current paths, so the

resistance and inductance introduced by these current paths is

minimized and the via current rating is not exceeded.

If critical signal lines (including the output voltage sense lines of

the ADP3196) must cross through power circuitry, it is best to

interpose a signal ground plane between those signal lines and

the traces of the power circuitry. This serves as a shield to

minimize noise injection into the signals at the expense of

making signal ground a bit noisier.

An analog ground plane should be used around and under the

ADP3196 as a reference for the components associated with the

controller. This plane should be tied to the nearest output

decoupling capacitor ground and should not be tied to any other

power circuitry to prevent power currents from flowing into it.

The components around the ADP3196 should be located close

to the controller with short traces. The most important traces to

keep short and away from other traces are the FB pin and CSSUM

pin. The output capacitors should be connected as close as

possible to the load (or connector), for example, a microproc-

essor core, that receives the power. If the load is distributed, the

capacitors should also be distributed and generally be in

proportion to where the load tends to be more dynamic.

Avoid crossing any signal lines over the switching power path loop

(described in the Power Circuitry Recommendations section).

Power Circuitry Recommendations

The switching power path should be routed on the PCB to

encompass the shortest possible length to minimize radiated

switching noise energy (EMI) and conduction losses in the

board. Failure to take proper precautions often results in EMI

problems for the entire PC system and noise-related operational

problems in the power converter control circuitry. The switching

power path is the loop formed by the current path through the

input capacitors and the power MOSFETs, including all

interconnecting PCB traces and planes. Using short and wide

interconnection traces is especially critical in this path for two

reasons: it minimizes the inductance in the switching loop,

which can cause high energy ringing; and it accommodates the

high current demand with minimal voltage loss.

When a power dissipating component, for example, a power

MOSFET, is soldered to a PCB, it is recommended to liberally

use the vias, both directly on the mounting pad and immediately

surrounding it. Two important reasons for this are improved

current rating through the vias and improved thermal perform-

ance from vias extended to the opposite side of the PCB, where a

plane can more readily transfer the heat to the air. Make a

mirror image of any pad being used to heat sink the MOSFETs

on the opposite side of the PCB to achieve the best thermal

dissipation in the air around the board. To further improve

thermal performance, use the largest possible pad area.

The output power path should also be routed to encompass a

short distance. The output power path is formed by the current

path through the inductor, the output capacitors, and the load.

For best EMI containment, a solid power ground plane should

be used as one of the inner layers extending fully under all the

power components.

Signal Circuitry Recommendations

The output voltage is sensed and regulated between the FB pin

and the FBRTN pin, which connect to the signal ground at the

load. To avoid differential mode noise pickup in the sensed

signal, the loop area should be small. Thus, the FB trace and

FBRTN trace should be routed adjacent to each other on top

of the power ground plane back to the controller.

The feedback traces from the switch nodes should be connected

as close as possible to the inductor. The CSREF signal should be

connected to the output voltage at the nearest inductor to the

controller.

ADP3196 Datasheet(PDF) 17 Page - Analog Devices

ADP3196 Datasheet(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL