Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

S29CD032J Datasheet(PDF) 56 Page - SPANSION

Part # S29CD032J
Description  32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

S29CD032J Datasheet(HTML) 56 Page - SPANSION

Back Button S29CD032J Datasheet HTML 52Page - SPANSION S29CD032J Datasheet HTML 53Page - SPANSION S29CD032J Datasheet HTML 54Page - SPANSION S29CD032J Datasheet HTML 55Page - SPANSION S29CD032J Datasheet HTML 56Page - SPANSION S29CD032J Datasheet HTML 57Page - SPANSION S29CD032J Datasheet HTML 58Page - SPANSION S29CD032J Datasheet HTML 59Page - SPANSION S29CD032J Datasheet HTML 60Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 76 page
background image
54
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September 27, 2006
Data
Sheet
(Pre limin ar y)
18.3
Synchronous Operations
Notes
1.
Using the max tAAVS and min tADVCS specs together will result in incorrect data output.
2. Not 100% tested
3. Recommended 50% Duty Cycle
Table 18.3 Burst Mode Read for 32 Mb and 16 Mb
Parameter
Description
Speed Options
Unit
JEDEC
Std.
75MHz,
OR
66MHz,
OP
56MHz,
OM
40MHz,
OJ
tBACC
Burst Access Time Valid Clock to Output Delay
Max
7.5 FBGA
8
8
8
ns
tADVCS
ADV# Setup Time to Rising Edge of CLK
Min
6666
ns
tADVCH
ADV# Hold Time from Rising Edge of CLK
Min
1.5
ns
tADVP
ADV# Pulse Width
Min
7.5
8.5
9.5
10.5
ns
tBDH
Valid Data Hold from CLK (Note 2)
Min
2233
ns
tINDS
CLK to Valid IND/WAIT# (Note 2)
Max
7.5 FBGA
9 FBGA
9.5 PQFP
10 FBGA
10 PQFP
17
ns
tINDH
IND/WAIT# Hold from CLK (Note 2)
Min
2233
ns
tIACC
ADV or ADD Valid (Whichever Occurs Last) to Valid
Data Out, Initial Burst Access
Max
48545454
ns
tCLK
CLK Period
Min
13.3
15.15
17.85
25
ns
Max
60
tCR
CLK Rise Time (Note 2)
Max
3
ns
tCF
CLK Fall Time (Note 2)
Max
3
ns
tCLKH
CLK High Time (Note 3)
Min
6.65
6.8
8.0
11.25
ns
tCLKL
CLK Low Time (Note 3)
Min
6.65
272727
ns
tOE
Output Enable to Output Valid
Max
20
20
ns
tDF
tOEZ
Output Enable to Output High Z (Note 2)
Min
2233
ns
Max
7.5
10
15
17
tEHQZ
tCEZ
Chip Enable to Output High Z (Note 2)
Max
7.5
10
15
17
ns
tCES
CE# Setup Time to Clock
Min
4456
ns
tAAVS
ADV# Falling Edge to Address Valid (Note 1)
Max
6.5
6.5
6.5
6.5
ns
tAAVH
Address Hold Time from Rising Edge of AVD#
Min
15
15
15
15
ns
tRSTZ
RESET# Low to Output High Z (Note 2)
Max
7.5
10
15
17
ns
tWADVH1
ADV# Falling Edge to WE# Falling Edge
Min
5555
ns
tWADVH2
ADV# Rising Edge to WE# Rising Edge
Min
10
10
10
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com