AD7745 datasheet(14/28 Pages) AD

14 / 28 page

AD7745/AD7746

Rev. 0 | Page 14 of 28

The master can write to or read from all of the AD7745/

AD7746 registers except the address pointer register, which is a

write-only register. The address pointer register determines

which register the next read or write operation accesses. All

communications with the part through the bus start with an

access to the address pointer register. After the part has been

accessed over the bus and a read/write operation is selected, the

address pointer register is set up. The address pointer register

determines from or to which register the operation takes place.

A read/write operation is performed from/to the target address,

which then increments to the next address until a stop

command on the bus is performed.

Table 8. Register Summary

Address

Pointer

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(Dec) (Hex)

Dir

Default Value

EXCERR

RDY

RDYVT

RDYCAP

Status

0x00

Cap Data H

0x01

Capacitive channel data—high byte, 0x00

Cap Data M

0x02

Capacitive channel data—middle byte, 0x00

Cap Data L

0x03

Capacitive channel data—low byte, 0x00

VT Data H

0x04

Voltage/temperature channel data—high byte, 0x00

VT Data M

0x05

Voltage/temperature channel data—middle byte, 0x00

VT Data L

0x06

Voltage/temperature channel data—low byte, 0x00

CAPEN

CIN21

CAPDIFF

CAPCHOP

Cap Setup

0x07

R/W

VTEN

VTMD1

VTMD0

EXTREF

VTSHORT

VTCHOP

VT Setup

0x08

R/W

CLKCTRL

EXCON

EXCB

EXCA

EXCLVL1

EXCLVL0

EXC Setup

0x09

R/W

VTFS1

VTFS0

CAPFS2

CAPFS1

CAPFS0

MD2

MD1

MD0

Configuration

0x0A

R/W

DACAENA

DACA—7-Bit Value

Cap DAC A

0x0B

R/W

0x00

DACBENB

DACB—7-Bit Value

Cap DAC B

0x0C

R/W

0x00

Cap Offset H

0x0D

R/W

Capacitive offset calibration—high byte, 0x80

Cap Offset L

0x0E

R/W

Capacitive offset calibration—low byte, 0x00

Cap Gain H

0x0F

R/W

Capacitive gain calibration—high byte, factory calibrated

Cap Gain L

0x10

R/W

Capacitive gain calibration—low byte, factory calibrated

Volt Gain H

0x11

R/W

Voltage gain calibration—high byte, factory calibrated

Volt Gain L

0x12

R/W

Voltage gain calibration—low byte, factory calibrated

1 The CIN2 bit is relevant only for AD7746. The CIN2 bit should always be 0 on the AD7745.

AD7745 Datasheet(PDF) 14 Page - Analog Devices

AD7745 Datasheet(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL