NXP Semiconductors

PCA9849

4-channel ultra-low voltage, Fm+ I2C-bus multiplexer with reset

[1]

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which

are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

9 Static characteristics

VSS = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified.

Symbol Parameter

Conditions

Min

Typ

Max

Unit

Supply

VDD1

supply voltage 1

0.8

-

3.6

V

VDD2

supply voltage 2

1.65

-

3.6

V

VDD1 = 3.6 V, VDD2 = 3.6 V; SC0 to SC7

and SD0 to SD7 not connected; RESET

= VDD1; A0 = A1 = SCL; continuous

register read/write

fSCL = 0 kHz

-

5

12

μA

fSCL = 100 kHz

-

8

20

μA

IDD(VDD2) supply current on pin VDD2

fSCL = 1000 kHz

-

65

150

μA

VDD1 = 3.6 V, VDD2 = 3.6 V; SC0 to SC7

and SD0 to SD7 not connected; RESET

= VDD1; A0 = A1 = SCL; continuous

register read/write

fSCL = 0 kHz

-5

-2

+2

μA

fSCL = 100 kHz

-

5

15

μA

IDD(VDD1) supply current on pin VDD1

fSCL = 1000 kHz

-

45

100

μA

VPOR

power-on reset voltage

-

1.2

1.5

V

Input SCL; input/output SDA

VDD1 ≤ 1.1 V

-0.5

-

+0.2VDD1 V

VIL

LOW-level input voltage

VDD1 > 1.1 V

-0.5

-

+0.3VDD1 V

VDD1 = ≤ 1.1 V

0.8VDD1 -

3.6

V

VIH

HIGH-level input voltage

VDD1 > 1.1 V

0.7VDD1 -

3.6

V

VOL = 0.4 V; VDD2 ≤ 2 V

15

-

-

mA

IOL

LOW-level output current

VOL = 0.4 V; VDD2 > 2 V

20

-

-

mA

IL

leakage current

VI = VDD or VSS

-1

-

+1

μA

Ci

input capacitance[1]

VI = VSS; all channels disabled

-

20

40

pF

Select inputs A0 to A1, RESET

VDD1 ≤ 1.1 V

-0.5

-

+0.2VDD1 V

VIL

LOW-level input voltage

VDD1 > 1.1 V

-0.5

-

+0.3VDD1 V

VDD1 ≤ 1.1 V

0.8VDD1 -

3.6

VIH

HIGH-level input voltage

VDD1 > 1.1 V

0.7VDD1 -

3.6

V

ILI

input leakage current

pin at VDD2 to 3.6 V or VSS

-1

-

+1

μA

Ci

input capacitance[1]

VI = VSS or VDD1

-

5

10

pF

Table 9. Static characteristics

PCA9849

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Product data sheet

Rev. 2.0 — 30 June 2023

13 / 27